{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:05:07Z","timestamp":1742393107637},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,5,4]]},"DOI":"10.1145\/1062261.1062319","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"353-360","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["An efficient wakeup design for energy reduction in high-performance superscalar processors"],"prefix":"10.1145","author":[{"given":"Kuo-Su","family":"Hsiao","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,5,4]]},"reference":[{"volume-title":"Tech.Rep. CS-1328","year":"1997","author":"Palacharla S.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_3_2_1_3_1","unstructured":"M. Butler and Y. N. Patt \"An Investigation of the Performance of Various Dynamic Scheduling Techniques \" 25th Annual International Symposium on Microarchitecture December 1992.   M. Butler and Y. N. Patt \"An Investigation of the Performance of Various Dynamic Scheduling Techniques \" 25th Annual International Symposium on Microarchitecture December 1992."},{"key":"e_1_3_2_1_4_1","unstructured":"S.H. Gunther \"personal communication \" Intel Corporation May 2003.  S.H. Gunther \"personal communication \" Intel Corporation May 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"D. Ernst and T. M. Austin \"Efficient dynamic scheduling through tag elimination \" 29th Annual International Symposium on Computer Architecture May 2002.   D. Ernst and T. M. Austin \"Efficient dynamic scheduling through tag elimination \" 29th Annual International Symposium on Computer Architecture May 2002.","DOI":"10.1145\/545214.545221"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_8_1","unstructured":"SPEC System Performance Evaluation Committee www.spec.org.  SPEC System Performance Evaluation Committee www.spec.org."},{"volume-title":"34th Annual International Symposium on Microarchitecture","year":"2001","author":"Goshima M.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","unstructured":"C. Lee M. Potkonjak and W. Mangione-Smith \"MediaBench: A Tool for Evaluating Multimedia and Communications Systems \" 30th Annual International Symposium on Microarchitecture December 1997.   C. Lee M. Potkonjak and W. Mangione-Smith \"MediaBench: A Tool for Evaluating Multimedia and Communications Systems \" 30th Annual International Symposium on Microarchitecture December 1997."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859647"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566456"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859623"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339689"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_19_1","unstructured":"P. Michaud and A. Seznec \"Data-flow prescheduling for large instruction windows in out-of-order processors \" 7th IEEE International Symposium on High Performance Computer Architecture January 2001.   P. Michaud and A. Seznec \"Data-flow prescheduling for large instruction windows in out-of-order processors \" 7th IEEE International Symposium on High Performance Computer Architecture January 2001."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"S. E. Raasch N. L. Binkert and S. K. Reinhardt \"A Scalable Instruction Queue Design Using Dependence Chains \" 29th Annual International Symposium on Computer Architecture May 2002.   S. E. Raasch N. L. Binkert and S. K. Reinhardt \"A Scalable Instruction Queue Design Using Dependence Chains \" 29th Annual International Symposium on Computer Architecture May 2002.","DOI":"10.1145\/545214.545251"}],"event":{"name":"CF05: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF05"},"container-title":["Proceedings of the 2nd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1062261.1062319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T23:06:48Z","timestamp":1673392008000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1062261.1062319"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5,4]]},"references-count":18,"alternative-id":["10.1145\/1062261.1062319","10.1145\/1062261"],"URL":"https:\/\/doi.org\/10.1145\/1062261.1062319","relation":{},"subject":[],"published":{"date-parts":[[2005,5,4]]},"assertion":[{"value":"2005-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}