{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:17Z","timestamp":1772163917878,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,12]]},"DOI":"10.1145\/1065010.1065031","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"168-179","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Differential register allocation"],"prefix":"10.1145","author":[{"given":"Xiaotong","family":"Zhuang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santosh","family":"Pande","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378854"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2245737.2245881"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291010"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/229542.229546"},{"key":"e_1_3_2_1_6_1","volume-title":"September","author":"Intel Inc.","year":"1998","unstructured":"Intel Inc. SA-110 Microprocessor Technical Reference Manual , September 1998 . Intel Inc. SA-110 Microprocessor Technical Reference Manual, September 1998."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165160"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513840"},{"key":"e_1_3_2_1_9_1","volume-title":"A Systolic Array Optimizing Compiler","author":"Lam M. S.-L.","year":"1987","unstructured":"M. S.-L. Lam . A Systolic Array Optimizing Compiler . Carnegie Mellon University , 1987 . M. S.-L. Lam. A Systolic Array Optimizing Compiler. Carnegie Mellon University, 1987."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876425"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243892"},{"key":"e_1_3_2_1_12_1","volume-title":"MIPS32 Architecture for Programmers","author":"Technologies MIPS","year":"2001","unstructured":"MIPS Technologies . MIPS32 Architecture for Programmers Volume IV-a: The MIPS 16 Application Specific Extension to the MIPS32 Architecture , March 2001 . MIPS Technologies. MIPS32 Architecture for Programmers Volume IV-a: The MIPS16 Application Specific Extension to the MIPS32 Architecture, March 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"Revision 3.0","author":"Motorola Inc.","year":"2000","unstructured":"Motorola Inc. Motorola DSP56300 Family Manual , Revision 3.0 , November 2000 . Motorola Inc. Motorola DSP56300 Family Manual, Revision 3.0, November 2000."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.291004"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143141"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231385"},{"key":"e_1_3_2_1_19_1","volume-title":"Low Power Design Techniques for Micro-processors","author":"Segars S.","year":"2001","unstructured":"S. Segars . Low Power Design Techniques for Micro-processors . In IEEE International Solid-State Circuits Conferenc (ISSCC) , 2001 . S. Segars. Low Power Design Techniques for Micro-processors. In IEEE International Solid-State Circuits Conferenc (ISSCC), 2001."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192734"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349319"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360143"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997191"}],"event":{"name":"PLDI05: ACM SIGPLAN Conference on Programming Language Design and Implementation 2005","location":"Chicago IL USA","acronym":"PLDI05","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1065010.1065031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T10:54:16Z","timestamp":1693824856000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1065010.1065031"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,12]]},"references-count":22,"alternative-id":["10.1145\/1065010.1065031","10.1145\/1065010"],"URL":"https:\/\/doi.org\/10.1145\/1065010.1065031","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1064978.1065031","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2005,6,12]]},"assertion":[{"value":"2005-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}