{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:44:42Z","timestamp":1772163882241,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,12]]},"DOI":"10.1145\/1065010.1065038","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"224-236","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["Shangri-La"],"prefix":"10.1145","author":[{"given":"Michael K.","family":"Chen","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao Feng","family":"Li","sequence":"additional","affiliation":[{"name":"Intel China Research Center Ltd., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruiqi","family":"Lian","sequence":"additional","affiliation":[{"name":"China Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason H.","family":"Lin","sequence":"additional","affiliation":[{"name":"Intel China Research Center Ltd., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixia","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel China Research Center Ltd., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Liu","sequence":"additional","affiliation":[{"name":"China Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roy","family":"Ju","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The SGI Pro64 Compiler Infrastructure: A Tutorial. In PACT'00","author":"Amaral J.N.","year":"2000","unstructured":"Amaral , J.N. , Gao , G.R. , Dehnert , J. and Towle , R . The SGI Pro64 Compiler Infrastructure: A Tutorial. In PACT'00 , Philadelphia, PA , October 2000 .]] Amaral, J.N., Gao, G.R., Dehnert, J. and Towle, R. The SGI Pro64 Compiler Infrastructure: A Tutorial. In PACT'00, Philadelphia, PA, October 2000.]]"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943831"},{"key":"e_1_3_2_1_4_1","unstructured":"Broadcom Corporation. The Sibyte BCM1250 Processor. http:\/\/sibyte.broadcom.com\/public\/index.html]]  Broadcom Corporation. The Sibyte BCM1250 Processor. http:\/\/sibyte.broadcom.com\/public\/index.html]]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/647055.759948"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1999.752162"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258940"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291010"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178259"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065039"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277670"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781135"},{"key":"e_1_3_2_1_13_1","unstructured":"Goglin S. Johnson E.J. and Vin H. Baker: A Packet Processing Programming Language for Highly Concurrent Hardware. Under preparation for submission.]]  Goglin S. Johnson E.J. and Vin H. Baker: A Packet Processing Programming Language for Highly Concurrent Hardware. Under preparation for submission.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.727928"},{"key":"e_1_3_2_1_15_1","unstructured":"IBM. The PowerNP architecture. http:\/\/www.hifn.com\/products\/5np4g.html.]]  IBM. The PowerNP architecture. http:\/\/www.hifn.com\/products\/5np4g.html.]]"},{"key":"e_1_3_2_1_16_1","volume-title":"Intel IXP2400 Network Processor: Hardware Reference Manual","author":"Intel Corporation","year":"2002","unstructured":"Intel Corporation . Intel IXP2400 Network Processor: Hardware Reference Manual . October 2002 .]] Intel Corporation. Intel IXP2400 Network Processor: Hardware Reference Manual. October 2002.]]"},{"key":"e_1_3_2_1_17_1","volume-title":"Microengine C Compiler Coding Considerations","author":"Intel Corporation","year":"2003","unstructured":"Intel Corporation . Microengine Version 2 (MEv2) : Microengine C Compiler Coding Considerations . June 2003 .]] Intel Corporation. Microengine Version 2 (MEv2): Microengine C Compiler Coding Considerations. June 2003.]]"},{"key":"e_1_3_2_1_18_1","volume-title":"IXP2400\/2800 Programming: The Complete Microengine Coding Guide","author":"Johnson E.J.","year":"2003","unstructured":"Johnson , E.J. and Kunze , A . IXP2400\/2800 Programming: The Complete Microengine Coding Guide . Intel Press , Hillsboro, OR , April 2003 .]] Johnson, E.J. and Kunze, A. IXP2400\/2800 Programming: The Complete Microengine Coding Guide. Intel Press, Hillsboro, OR, April 2003.]]"},{"key":"e_1_3_2_1_19_1","volume-title":"Tutorial in MICRO-34","author":"Ju R.","year":"2001","unstructured":"Ju , R. , Chan , S. and Wu , Chengyong. Open Research Compiler for Itanium Processor Family . Tutorial in MICRO-34 , Austin, TX , December 2001 .]] Ju, R., Chan, S. and Wu, Chengyong. Open Research Compiler for Itanium Processor Family. Tutorial in MICRO-34, Austin, TX, December 2001.]]"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605424"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581658"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951735"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951715"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/378420.378423"},{"key":"e_1_3_2_1_26_1","volume-title":"Microengine C Compiler Coding Considerations","author":"Intel Corporation","year":"2003","unstructured":"Intel Corporation . Microengine Version 2 (MEv2) : Microengine C Compiler Coding Considerations . June 2003 .]] Intel Corporation. Microengine Version 2 (MEv2): Microengine C Compiler Coding Considerations. June 2003.]]"},{"key":"e_1_3_2_1_27_1","unstructured":"Network Processing Forum. IP Forwarding Application Level Benchmark. http:\/\/www.npforum.org\/techinfo\/ipforwarding_bm.pdf]]  Network Processing Forum. IP Forwarding Application Level Benchmark. http:\/\/www.npforum.org\/techinfo\/ipforwarding_bm.pdf]]"},{"key":"e_1_3_2_1_28_1","unstructured":"Network Processing Forum. MPLS Forwarding Application Level Benchmark and Annex. http:\/\/www.npforum.org\/techinfo\/MPLSBenchmark.pdf]]  Network Processing Forum. MPLS Forwarding Application Level Benchmark and Annex. http:\/\/www.npforum.org\/techinfo\/MPLSBenchmark.pdf]]"},{"key":"e_1_3_2_1_29_1","unstructured":"PMC-Sierra. MIPS-based Processors. http:\/\/pmc-sierra.com\/processors\/]]  PMC-Sierra. MIPS-based Processors. http:\/\/pmc-sierra.com\/processors\/]]"},{"key":"e_1_3_2_1_30_1","volume-title":"IETF","author":"Rosen E.","year":"2001","unstructured":"Rosen , E. , Viswanathan , A. and Callon , R . RFC 3031 - Multiprotocol Label Switching Architecture . IETF , January 2001 .]] Rosen, E., Viswanathan, A. and Callon, R. RFC 3031 - Multiprotocol Label Switching Architecture. IETF, January 2001.]]"},{"key":"e_1_3_2_1_31_1","volume-title":"2nd Workshop on Network Processors (NP-2)","author":"Shah N.","year":"2003","unstructured":"Shah , N. , Plishker , W. and Keutzer , K . NP-Click: A Programming Model for the Intel IXP1200 . In 2nd Workshop on Network Processors (NP-2) , Anaheim, CA , February 2003 .]] Shah, N., Plishker, W. and Keutzer, K. NP-Click: A Programming Model for the Intel IXP1200. In 2nd Workshop on Network Processors (NP-2), Anaheim, CA, February 2003.]]"},{"key":"e_1_3_2_1_32_1","volume-title":"Comparing Network Processor Programming Environments: A Case Study. In 2004 Workshop on Productivity and Performance in High-End Computing (P-PHEC), HPCA-10","author":"Shah N.","year":"2004","unstructured":"Shah , N. , Plishker , W. and Keutzer , K . Comparing Network Processor Programming Environments: A Case Study. In 2004 Workshop on Productivity and Performance in High-End Computing (P-PHEC), HPCA-10 , Madrid, Spain , February 2004 .]] Shah, N., Plishker, W. and Keutzer, K. Comparing Network Processor Programming Environments: A Case Study. In 2004 Workshop on Productivity and Performance in High-End Computing (P-PHEC), HPCA-10, Madrid, Spain, February 2004.]]"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349317"},{"key":"e_1_3_2_1_34_1","volume-title":"Volume 1: The Protocols","author":"Stevens IP","year":"1994","unstructured":"W.R. Stevens . TCP\/ IP Illustrated , Volume 1: The Protocols . Addison-Wesley , Boston, MA , 1994 .]] W.R. Stevens. TCP\/IP Illustrated, Volume 1: The Protocols. Addison-Wesley, Boston, MA, 1994.]]"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_3_2_1_36_1","volume-title":"3rd Workshop on Network Processors & Applications","author":"Vin H.","year":"2004","unstructured":"Vin , H. , Mudigonda , J. , Jason , J. , Johnson , E.J. , Ju , R. , Kunze , A. and Lian , R . A Programming Environment for Packet-processing Systems: Design Considerations . In 3rd Workshop on Network Processors & Applications , Madrid, Spain , February 2004 .]] Vin, H., Mudigonda, J., Jason, J., Johnson, E.J., Ju, R., Kunze, A. and Lian, R. A Programming Environment for Packet-processing Systems: Design Considerations. In 3rd Workshop on Network Processors & Applications, Madrid, Spain, February 2004.]]"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996876"},{"key":"e_1_3_2_1_38_1","volume-title":"PLDI'03","author":"Zhuang X.","year":"2004","unstructured":"Zhuang , X. and Pande , S . Resolving Register Bank Conflicts for a Network Processor . In PLDI'03 , New Orleans, LA , June 2004 .]] Zhuang, X. and Pande, S. Resolving Register Bank Conflicts for a Network Processor. In PLDI'03, New Orleans, LA, June 2004.]]"}],"event":{"name":"PLDI05: ACM SIGPLAN Conference on Programming Language Design and Implementation 2005","location":"Chicago IL USA","acronym":"PLDI05","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1065010.1065038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T10:53:45Z","timestamp":1693824825000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1065010.1065038"}},"subtitle":["achieving high performance from compiled network applications while enabling ease of programming"],"short-title":[],"issued":{"date-parts":[[2005,6,12]]},"references-count":38,"alternative-id":["10.1145\/1065010.1065038","10.1145\/1065010"],"URL":"https:\/\/doi.org\/10.1145\/1065010.1065038","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1064978.1065038","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2005,6,12]]},"assertion":[{"value":"2005-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}