{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:01:07Z","timestamp":1725775267577},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,15]]},"DOI":"10.1145\/1065944.1065964","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"142-152","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":49,"title":["Exposing speculative thread parallelism in SPEC2000"],"prefix":"10.1145","author":[{"given":"Manohar K.","family":"Prabhu","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunle","family":"Olukotun","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.1996.538601"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859668"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"key":"e_1_3_2_1_5_1","first-page":"43","volume-title":"8th Intl. Sym. on High-Performance Computer Architecture (HPCA)","author":"Cintra M.","year":"2002","unstructured":"M. Cintra and J. Torrellas , \" Eliminating squashes through learning cross-thread violations in speculative parallelization for Multiprocessors,\" Proc . 8th Intl. Sym. on High-Performance Computer Architecture (HPCA) , Cambridge, Massachusetts , pp. 43 -- 54 , Feb. 2002 . M. Cintra and J. Torrellas, \"Eliminating squashes through learning cross-thread violations in speculative parallelization for Multiprocessors,\" Proc. 8th Intl. Sym. on High-Performance Computer Architecture (HPCA), Cambridge, Massachusetts, pp. 43--54, Feb. 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996749"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/290409.290411"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_3_2_1_9_1","unstructured":"P. Kongetira \"A 32-way multithreaded SPARC processor \" Hot Chips 16 Stanford California Aug. 22-24 2004.  P. Kongetira \"A 32-way multithreaded SPARC processor \" Hot Chips 16 Stanford California Aug. 22-24 2004."},{"key":"e_1_3_2_1_10_1","volume-title":"AZ","author":"Krewell K.","year":"2004","unstructured":"K. Krewell , \" AMD vs. Intel in dual-core duel,\" Microprocessor Report, Scottsdale , AZ , July 6, 2004 . K. Krewell, \"AMD vs. Intel in dual-core duel,\" Microprocessor Report, Scottsdale, AZ, July 6, 2004."},{"key":"e_1_3_2_1_11_1","volume-title":"Manhasset","author":"Lammers D.","year":"2004","unstructured":"D. Lammers , \"Intel cancels Tejas , moves to dual-core designs,\" EETimes , Manhasset , New York , May 7, 2004 . D. Lammers, \"Intel cancels Tejas, moves to dual-core designs,\" EETimes, Manhasset, New York, May 7, 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966493"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/301104.301108"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605400"},{"key":"e_1_3_2_1_15_1","volume-title":"Stanford","author":"McNairy C.","year":"2004","unstructured":"C. McNairy and R. Bhatia , \" Montecito - The next product in the Itanium Processor Family,\" Hot Chips 16 , Stanford , California , Aug. 22-24, 2004 . C. McNairy and R. Bhatia, \"Montecito - The next product in the Itanium Processor Family,\" Hot Chips 16, Stanford, California, Aug. 22-24, 2004."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305155"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377863"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781500"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224553"},{"key":"e_1_3_2_1_22_1","first-page":"65","volume-title":"Cambridge","author":"Steffan J.G.","year":"2002","unstructured":"J.G. Steffan , C.B. Colohan , A. Zhai , and T.C. Mowry , \" Improving value communication for thread-level speculation,\" HPCA-8 , Cambridge , Massachusetts , pp. 65 -- 75 , Feb. 2002 . J.G. Steffan, C.B. Colohan, A. Zhai, and T.C. Mowry, \"Improving value communication for thread-level speculation,\" HPCA-8, Cambridge, Massachusetts, pp. 65--75, Feb. 2002."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605416"},{"key":"e_1_3_2_1_25_1","first-page":"135","volume-title":"Orlando","author":"Zhang Y.","year":"1999","unstructured":"Y. Zhang , L. Rauchwerger , and J. Torrellas , \" Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors,\" HPCA-5 , Orlando , Florida , pp. 135 -- 141 , Jan. 1999 . Y. Zhang, L. Rauchwerger, and J. Torrellas, \"Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors,\" HPCA-5, Orlando, Florida, pp. 135--141, Jan. 1999."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"}],"event":{"name":"PPoPP05: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 2005","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"],"location":"Chicago IL USA","acronym":"PPoPP05"},"container-title":["Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1065944.1065964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T07:34:12Z","timestamp":1672990452000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1065944.1065964"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,15]]},"references-count":25,"alternative-id":["10.1145\/1065944.1065964","10.1145\/1065944"],"URL":"https:\/\/doi.org\/10.1145\/1065944.1065964","relation":{},"subject":[],"published":{"date-parts":[[2005,6,15]]},"assertion":[{"value":"2005-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}