{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:17Z","timestamp":1772725577990,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,15]]},"DOI":"10.1145\/1065944.1065976","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"236-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Adaptive execution techniques for SMT multiprocessor architectures"],"prefix":"10.1145","author":[{"given":"Changhee","family":"Jung","sequence":"first","affiliation":[{"name":"Electronics and Telecommunications Research Institute, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daeseob","family":"Lim","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaejin","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SangYong","family":"Han","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.391.0211"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546612"},{"key":"e_1_3_2_1_3_1","volume-title":"Microsoft Windows-Based Servers and Intel Hyper-Threading Technology","author":"Borozan John","year":"2002","unstructured":"John Borozan . Microsoft Windows-Based Servers and Intel Hyper-Threading Technology . Microsoft Corporation , April 2002 .]] John Borozan. Microsoft Windows-Based Servers and Intel Hyper-Threading Technology. Microsoft Corporation, April 2002.]]"},{"key":"e_1_3_2_1_4_1","first-page":"312","volume-title":"Michael Wolfe. Multiple Version Loops. In Proceedings of the International Conference on Parallel Processing (ICPP)","author":"Byler Mark","year":"1987","unstructured":"Mark Byler , James Davies , Christopher Huson , Bruce Leasure , and Michael Wolfe. Multiple Version Loops. In Proceedings of the International Conference on Parallel Processing (ICPP) , pages 312 -- 318 , August 1987 .]] Mark Byler, James Davies, Christopher Huson, Bruce Leasure, and Michael Wolfe. Multiple Version Loops. In Proceedings of the International Conference on Parallel Processing (ICPP), pages 312--318, August 1987.]]"},{"key":"e_1_3_2_1_5_1","first-page":"365","volume-title":"Daniel Reed. Compile-Time Based Performance Prediction. In Proceedings of the 12th Workshop on Languages and Compilers for Parallel Computing (LCPC)","author":"Cascaval Calin","year":"1999","unstructured":"Calin Cascaval , Luise DeRose , David A. Padua , and Daniel Reed. Compile-Time Based Performance Prediction. In Proceedings of the 12th Workshop on Languages and Compilers for Parallel Computing (LCPC) , pages 365 -- 379 , August 1999 .]] Calin Cascaval, Luise DeRose, David A. Padua, and Daniel Reed. Compile-Time Based Performance Prediction. In Proceedings of the 12th Workshop on Languages and Compilers for Parallel Computing (LCPC), pages 365--379, August 1999.]]"},{"key":"e_1_3_2_1_6_1","volume-title":"Paralle Programming in OpenMP","author":"Chandra Rohit","year":"2001","unstructured":"Rohit Chandra , Leo Dagum , Dave Kohr , Dror Maydan , Jeff McDonald , and Ramesh Manon . Paralle Programming in OpenMP . Morgan Kaufmann Publisher , 2001 .]] Rohit Chandra, Leo Dagum, Dave Kohr, Dror Maydan, Jeff McDonald, and Ramesh Manon. Paralle Programming in OpenMP. Morgan Kaufmann Publisher, 2001.]]"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165146"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258923"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"key":"e_1_3_2_1_10_1","first-page":"368","volume-title":"Gupta and Rastislav Bodik. Adaptive Loop Transformations for Scientific Programs. In Proceedings of the IEEE Symposium on Parallel and Distributed Processing","author":"Rajiv","year":"1995","unstructured":"Rajiv Gupta and Rastislav Bodik. Adaptive Loop Transformations for Scientific Programs. In Proceedings of the IEEE Symposium on Parallel and Distributed Processing , pages 368 -- 375 , October 1995 .]] Rajiv Gupta and Rastislav Bodik. Adaptive Loop Transformations for Scientific Programs. In Proceedings of the IEEE Symposium on Parallel and Distributed Processing, pages 368--375, October 1995.]]"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178478"},{"key":"e_1_3_2_1_12_1","volume-title":"Intel Fortran Compiler User's Guide","year":"2002","unstructured":"Intel. Intel Fortran Compiler User's Guide , 2002 .]] Intel. Intel Fortran Compiler User's Guide, 2002.]]"},{"key":"e_1_3_2_1_13_1","volume-title":"Intel Fortran Programmer's Reference Manual","year":"2002","unstructured":"Intel. Intel Fortran Programmer's Reference Manual , 2002 .]] Intel. Intel Fortran Programmer's Reference Manual, 2002.]]"},{"key":"e_1_3_2_1_14_1","volume-title":"IA-32 Intel Architecture Software Developer's Manual","year":"2004","unstructured":"Intel. IA-32 Intel Architecture Software Developer's Manual , 2004 .]] Intel. IA-32 Intel Architecture Software Developer's Manual, 2004.]]"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_14"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/HPCA.2001.903257","volume-title":"Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA)","author":"Lee Jaejin","year":"2001","unstructured":"Jaejin Lee , Yan Solihin , and Josep Torrellas . Automatically Mapping Code in an Intelligent Memory Architecture . In Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA) , pages 121 -- 132 , January 2001 .]] Jaejin Lee, Yan Solihin, and Josep Torrellas. Automatically Mapping Code in an Intelligent Memory Architecture. In Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA), pages 121--132, January 2001.]]"},{"issue":"1","key":"e_1_3_2_1_19_1","article-title":"Hyper-Threading Technology Architecture and Microarchitecture","volume":"6","author":"Marr Deborah T.","year":"2002","unstructured":"Deborah T. Marr , Frank Binns , David L. Hill , Glenn Hinton , David A. Kaufaty , J. Alan Miller , and Michael Upton . Hyper-Threading Technology Architecture and Microarchitecture . Intel Technology Journal , 6 ( 1 ), February 2002 .]] Deborah T. Marr, Frank Binns, David L. Hill, Glenn Hinton, David A. Kaufaty, J. Alan Miller, and Michael Upton. Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal, 6(1), February 2002.]]","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_21_1","volume-title":"April","author":"Standard Board MP","year":"1999","unstructured":"Open MP Standard Board . OpenMP Fortran Interpretations , April 1999 . Version 1.0.]] OpenMP Standard Board. OpenMP Fortran Interpretations, April 1999. Version 1.0.]]"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305167"},{"key":"e_1_3_2_1_23_1","first-page":"255","volume-title":"Bradley Chen. Dynamic Page Mapping Policies for Cache Conflict Resolution on Standard Hardware. In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation","author":"Romer Theodore H.","year":"1994","unstructured":"Theodore H. Romer , Dennis Lee , Brian N. Bershad , and Bradley Chen. Dynamic Page Mapping Policies for Cache Conflict Resolution on Standard Hardware. In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation , pages 255 -- 266 , November 1994 .]] Theodore H. Romer, Dennis Lee, Brian N. Bershad, and Bradley Chen. Dynamic Page Mapping Policies for Cache Conflict Resolution on Standard Hardware. In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation, pages 255--266, November 1994.]]"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the Conference on Parallel Algorithms and Compilation Techniques","author":"Rafael","year":"1996","unstructured":"Rafael H. Saavedra and Daeyeon Park. Improving the Effectiveness of Software Prefetching with Adaptive Execution . In Proceedings of the Conference on Parallel Algorithms and Compilation Techniques , October 1996 .]] Rafael H. Saavedra and Daeyeon Park. Improving the Effectiveness of Software Prefetching with Adaptive Execution. In Proceedings of the Conference on Parallel Algorithms and Compilation Techniques, October 1996.]]"},{"key":"e_1_3_2_1_25_1","first-page":"88","volume-title":"Proceedings of the International Parallel Processing Symposium","author":"Michael","year":"1999","unstructured":"Michael J. Voss and Rudolf Eigenmann. Reducing Parallel Overheads through Dynamic Serialization . In Proceedings of the International Parallel Processing Symposium , pages 88 -- 92 , April 1999 .]] Michael J. Voss and Rudolf Eigenmann. Reducing Parallel Overheads through Dynamic Serialization. In Proceedings of the International Parallel Processing Symposium, pages 88--92, April 1999.]]"},{"key":"e_1_3_2_1_26_1","first-page":"163","volume-title":"Proceedings of the International Conference on Parallel Processing (ICPP)","author":"Michael","year":"2000","unstructured":"Michael J. Voss and Rudolf Eigenmann. ADAPT: Automated De-Coupled Adaptive Program Transformation . In Proceedings of the International Conference on Parallel Processing (ICPP) , page 163 , August 2000 .]] Michael J. Voss and Rudolf Eigenmann. ADAPT: Automated De-Coupled Adaptive Program Transformation. In Proceedings of the International Conference on Parallel Processing (ICPP), page 163, August 2000.]]"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379583"}],"event":{"name":"PPoPP05: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 2005","location":"Chicago IL USA","acronym":"PPoPP05","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1065944.1065976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T07:36:21Z","timestamp":1672990581000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1065944.1065976"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,15]]},"references-count":26,"alternative-id":["10.1145\/1065944.1065976","10.1145\/1065944"],"URL":"https:\/\/doi.org\/10.1145\/1065944.1065976","relation":{},"subject":[],"published":{"date-parts":[[2005,6,15]]},"assertion":[{"value":"2005-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}