{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:17:26Z","timestamp":1725614246177},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,15]]},"DOI":"10.1145\/1065944.1065977","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"247-254","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["System-wide performance monitors and their application to the optimization of coherent memory accesses"],"prefix":"10.1145","author":[{"given":"Jean-Francois","family":"Collard","sequence":"first","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norm","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Yehia","sequence":"additional","affiliation":[{"name":"ARM Ltd, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762762"},{"key":"e_1_3_2_1_2_1","volume-title":"EPIC2 Workshop","author":"Choi Y.","year":"2002","unstructured":"Y. Choi , A. Knies , G. Vedaraman , and J. Williamson . Design and experience: Using the Intel Itanium2 processor performance monitoring unit to implement feedback optimizations . In EPIC2 Workshop , 2002 . Y. Choi, A. Knies, G. Vedaraman, and J. Williamson. Design and experience: Using the Intel Itanium2 processor performance monitoring unit to implement feedback optimizations. In EPIC2 Workshop, 2002."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161544"},{"key":"e_1_3_2_1_4_1","first-page":"156","volume-title":"Proc. 6th Int'l Symp on High-Performance Architecture","author":"Kaxiras S.","year":"2000","unstructured":"S. Kaxiras and C. Young . Coherence communication prediction in shared-memory multiprocessors . In Proc. 6th Int'l Symp on High-Performance Architecture , pages 156 -- 167 , 2000 . S. Kaxiras and C. Young. Coherence communication prediction in shared-memory multiprocessors. In Proc. 6th Int'l Symp on High-Performance Architecture, pages 156--167, 2000."},{"key":"e_1_3_2_1_5_1","first-page":"27","volume-title":"Proc. 2nd Symp. on Code Gen. and Optim (CGO)","author":"Kim D.","year":"2004","unstructured":"D. Kim Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors . In Proc. 2nd Symp. on Code Gen. and Optim (CGO) , pages 27 -- 38 , Palo Alto, CA , Mar. 2004 . D. Kim et al. Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors. In Proc. 2nd Symp. on Code Gen. and Optim (CGO), pages 27--38, Palo Alto, CA, Mar. 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/850940.852870"},{"key":"e_1_3_2_1_7_1","volume-title":"Intl. Conf. on Parallel and Distributed Computing Systems","author":"London K.","year":"2001","unstructured":"K. London End-user tools for application performance analysis using hardware counters . In Intl. Conf. on Parallel and Distributed Computing Systems , Aug. 2001 . K. London et al. End-user tools for application performance analysis using hardware counters. In Intl. Conf. on Parallel and Distributed Computing Systems, Aug. 2001."},{"key":"e_1_3_2_1_8_1","first-page":"15","volume-title":"Proc. 2nd Intl. Symp. on Code Generation and Optimization (CGO)","author":"Luk C.","year":"2004","unstructured":"C. Luk : A post-link optimizer for the Intel Itanium2 architecture . In Proc. 2nd Intl. Symp. on Code Generation and Optimization (CGO) , pages 15 -- 26 , Palo Alto, CA , Mar. 2004 . C. Luk et al. Ispike: A post-link optimizer for the Intel Itanium2 architecture. In Proc. 2nd Intl. Symp. on Code Generation and Optimization (CGO), pages 15--26, Palo Alto, CA, Mar. 2004."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781507"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006250"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762779"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062284"},{"key":"e_1_3_2_1_14_1","unstructured":"M. E. Shaw. Superdome. Interex Enterprise Solutions. http:\/\/www.interex.org\/pubcontent\/enterprise\/sep01\/frame_usr.html Sept. 2001.  M. E. Shaw. Superdome. Interex Enterprise Solutions. http:\/\/www.interex.org\/pubcontent\/enterprise\/sep01\/frame_usr.html Sept. 2001."},{"key":"e_1_3_2_1_15_1","volume-title":"Workshop on Arch. Res. using FPGA Platforms, in conj. with HPCA'05","author":"Suh T.","year":"2005","unstructured":"T. Suh Evaluating system-wide monitoring capsule design using Xilinx Virtex-II Pro FPGA . In Workshop on Arch. Res. using FPGA Platforms, in conj. with HPCA'05 , San Francisco, CA , Feb. 2005 . T. Suh et al. Evaluating system-wide monitoring capsule design using Xilinx Virtex-II Pro FPGA. In Workshop on Arch. Res. using FPGA Platforms, in conj. with HPCA'05, San Francisco, CA, Feb. 2005."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"PPoPP05: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 2005","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"],"location":"Chicago IL USA","acronym":"PPoPP05"},"container-title":["Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1065944.1065977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T12:36:30Z","timestamp":1673008590000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1065944.1065977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,15]]},"references-count":16,"alternative-id":["10.1145\/1065944.1065977","10.1145\/1065944"],"URL":"https:\/\/doi.org\/10.1145\/1065944.1065977","relation":{},"subject":[],"published":{"date-parts":[[2005,6,15]]},"assertion":[{"value":"2005-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}