{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:36:13Z","timestamp":1759336573536,"version":"build-2065373602"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,13]]},"DOI":"10.1145\/1065983.1066022","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"171-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Platform Overlays"],"prefix":"10.1145","author":[{"given":"Ada","family":"Gavrilovska","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}]},{"given":"Sanjay","family":"Kumar","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}]},{"given":"Srikanth","family":"Sundaragopalan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}]},{"given":"Karsten","family":"Schwan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}]}],"member":"320","published-online":{"date-parts":[[2005,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832470"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.988691"},{"key":"e_1_3_2_1_3_1","unstructured":"Cell Processor Architecture Explained. http:\/\/www.blachford.info\/computer\/Cells\/Cell0.html."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/954186.954187"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2003.1231482"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065983.1066020"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782855"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251503.1251504"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0140-3664(03)00042-2"},{"key":"e_1_3_2_1_11_1","first-page":"11","author":"Regnier G.","year":"2003","unstructured":"G. Regnier, D. Minturn, G. McAlpine, V. Saletore, and A. Foong. ETA: Experience with an Intel Xeon Processor as a Packet Processing Engine. In Proc. of HotI 11, 2003.","journal-title":"In Proc. of HotI"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1153922.1154351"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661872"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502056"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.727935"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027527.1027545"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/647055.715779"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2005.04.009"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/383962.384023"}],"event":{"name":"NOSSDAV05: The 15th International Workshop on Network and Operating Systems Support for Digital Audio and Video","sponsor":["SIGMM ACM Special Interest Group on Multimedia","ACM Association for Computing Machinery","SIGMOBILE ACM Special Interest Group on Mobility of Systems, Users, Data and Computing","SIGCOMM ACM Special Interest Group on Data Communication"],"location":"Stevenson Washington USA","acronym":"NOSSDAV05"},"container-title":["Proceedings of the 15th International Workshop on Network and Operating Systems Support for Digital Audio and Video"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1065983.1066022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T13:56:37Z","timestamp":1759326997000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1065983.1066022"}},"subtitle":["enabling in-network stream processing in large-scale distributed applications"],"short-title":[],"issued":{"date-parts":[[2005,6,13]]},"references-count":19,"alternative-id":["10.1145\/1065983.1066022","10.1145\/1065983"],"URL":"https:\/\/doi.org\/10.1145\/1065983.1066022","relation":{},"subject":[],"published":{"date-parts":[[2005,6,13]]},"assertion":[{"value":"2005-06-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}