{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:18:33Z","timestamp":1758709113400,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,19]],"date-time":"2005-09-19T00:00:00Z","timestamp":1127088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,19]]},"DOI":"10.1145\/1084834.1084845","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"21-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["A cycle-accurate compilation algorithm for custom pipelined datapaths"],"prefix":"10.1145","author":[{"given":"Mehrdad","family":"Reshadi","sequence":"first","affiliation":[{"name":"University of California Irvine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gajski","sequence":"additional","affiliation":[{"name":"University of California Irvine"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.41671"},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE Transactions on Computer-Aided Design","author":"Paulin P. G.","year":"1989","unstructured":"P. G. Paulin , J. P. Knight , \"Force-Directed Scheduling for the Behavioral Synthesis of ASIC's \", IEEE Transactions on Computer-Aided Design , 1989 . P. G. Paulin, J. P. Knight, \"Force-Directed Scheduling for the Behavioral Synthesis of ASIC's\", IEEE Transactions on Computer-Aided Design, 1989."},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE Transactions on Computer-Aided Design","author":"Camposano R.","year":"1991","unstructured":"R. Camposano , \" Path-Based Scheduling for Synthesis\" , IEEE Transactions on Computer-Aided Design , 1991 . R. Camposano, \"Path-Based Scheduling for Synthesis\", IEEE Transactions on Computer-Aided Design, 1991."},{"key":"e_1_3_2_1_4_1","volume-title":"Design Automation Conference","author":"Orailoglu A.","year":"1986","unstructured":"A. Orailoglu and D.D. Gajski , \" Flow graph representation \", Design Automation Conference , 1986 . A. Orailoglu and D.D. Gajski, \"Flow graph representation\", Design Automation Conference, 1986."},{"key":"e_1_3_2_1_5_1","volume-title":"The Netherlands","author":"Gajski D.","year":"1994","unstructured":"D. Gajski , N. Dutt , A. Wu , S. Lin , \" High-Level Synthesis Introduction to Chip and System Design\" , Kluwer Academic Publishers , The Netherlands , 1994 . D. Gajski, N. Dutt, A. Wu, S. Lin, \"High-Level Synthesis Introduction to Chip and System Design\", Kluwer Academic Publishers, The Netherlands, 1994."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of European Design & Test Conference (ED&TC)","author":"Govindarajan S.","year":"1997","unstructured":"S. Govindarajan , R. Vemuri , \" Cone-Based Clustering Heuristic for List-Scheduling Algorithms\" , Proceedings of European Design & Test Conference (ED&TC) , 1997 . S. Govindarajan, R. Vemuri, \"Cone-Based Clustering Heuristic for List-Scheduling Algorithms\", Proceedings of European Design & Test Conference (ED&TC), 1997."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/789098.790858"},{"key":"e_1_3_2_1_8_1","volume-title":"MICRO-31","author":"Ozer E.","year":"1998","unstructured":"E. Ozer , S. Banerjia , \" Unified Assign and Schedule : A New Approach to Scheduling for Clustered Register File Microarchitectures \", MICRO-31 , 1998 . E. Ozer, S. Banerjia, \"Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures\", MICRO-31, 1998."},{"key":"e_1_3_2_1_9_1","volume-title":"A compiler for VLIW architectures","author":"Ellis J. R.","year":"1986","unstructured":"J. R. Ellis , \"Bulldog : A compiler for VLIW architectures \", Cambridge, MA : The MIT Press , 1986 . J. R. Ellis, \"Bulldog: A compiler for VLIW architectures\", Cambridge, MA: The MIT Press, 1986."},{"key":"e_1_3_2_1_10_1","volume-title":"DATE","author":"Xu M.","year":"1998","unstructured":"M. Xu , F. J. Kurdahi , \"Layout-driven high level synthesis for FPGA based architectures \", DATE , 1998 . M. Xu, F. J. Kurdahi, \"Layout-driven high level synthesis for FPGA based architectures\", DATE, 1998."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/224486.224528"},{"key":"e_1_3_2_1_12_1","volume-title":"International Conference Computer Aided Design","author":"Kim D.","year":"2001","unstructured":"D. Kim , J. Jung , S. Lee , J. Jeon , K. Choi , \"Behavior-to-placed RTL synthesis with performance-driven placement \", International Conference Computer Aided Design , 2001 . D. Kim, J. Jung, S. Lee, J. Jeon, K. Choi, \"Behavior-to-placed RTL synthesis with performance-driven placement\", International Conference Computer Aided Design, 2001."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309917"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337769"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of European Conference on Design Automation","author":"Landwehr B.","year":"1994","unstructured":"B. Landwehr , P. Marwedel , and R. Domer , \" OSCAR:Optimum Simultaneous Scheduling, Allocation and Resource Binding Based on Integer Programming \", Proc. of European Conference on Design Automation , 1994 . B. Landwehr, P. Marwedel, and R. Domer, \"OSCAR:Optimum Simultaneous Scheduling, Allocation and Resource Binding Based on Integer Programming\", Proc. of European Conference on Design Automation, 1994."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/949970.949989"},{"key":"e_1_3_2_1_17_1","volume-title":"European Design and Test","author":"Leupers R.","year":"1997","unstructured":"R. Leupers , P. Marwedel , \" Retargetable Generation of Code Selectors from HDL Processor Models\" , European Design and Test , 1997 . R. Leupers, P. Marwedel, \"Retargetable Generation of Code Selectors from HDL Processor Models\", European Design and Test, 1997."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/800033.800857"},{"key":"e_1_3_2_1_19_1","volume-title":"European Design and Test Conference","author":"Praet J. Van","year":"1996","unstructured":"J. Van Praet , D. Lanneer , G. Goossens , W. Geurts , H. De Man , \" A Graph Based Processor Model for Retargetable Code Generation\" , European Design and Test Conference , 1996 . J. Van Praet, D. Lanneer, G. Goossens, W. Geurts, H. De Man, \"A Graph Based Processor Model for Retargetable Code Generation\", European Design and Test Conference, 1996."},{"key":"e_1_3_2_1_20_1","volume-title":"European Design and Test Conference","author":"Fauth A.","year":"1995","unstructured":"A. Fauth , J. Van Praet , M. Freericks , \"Describing instruction set processors using nML \", European Design and Test Conference , 1995 . A. Fauth,J. Van Praet, M. Freericks, \"Describing instruction set processors using nML\", European Design and Test Conference, 1995."},{"key":"e_1_3_2_1_21_1","unstructured":"http:\/\/www.cecs.uci.edu\/reshadi\/projects\/nisc\/  http:\/\/www.cecs.uci.edu\/reshadi\/projects\/nisc\/"},{"key":"e_1_3_2_1_22_1","unstructured":"MIPS32\u00ae M4K\u2122 Core http:\/\/www.mips.com  MIPS32\u00ae M4K\u2122 Core http:\/\/www.mips.com"}],"event":{"name":"CODES\/ISSS05: Third IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jersey City NJ USA","acronym":"CODES\/ISSS05"},"container-title":["Proceedings of the 3rd IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084845","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1084834.1084845","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:24Z","timestamp":1750262904000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084845"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,19]]},"references-count":22,"alternative-id":["10.1145\/1084834.1084845","10.1145\/1084834"],"URL":"https:\/\/doi.org\/10.1145\/1084834.1084845","relation":{},"subject":[],"published":{"date-parts":[[2005,9,19]]},"assertion":[{"value":"2005-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}