{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:04Z","timestamp":1750308124852,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,19]],"date-time":"2005-09-19T00:00:00Z","timestamp":1127088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,19]]},"DOI":"10.1145\/1084834.1084848","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"33-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Energy-efficient address translation for virtual memory support in low-power and real-time embedded processors"],"prefix":"10.1145","author":[{"given":"Xiangrong","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.683005"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"e_1_3_2_1_4_1","first-page":"51","volume-title":"HPCA","author":"Qiu X.","year":"2001","unstructured":"X. Qiu and M. Dubois , Towards virtually-addressed memory hierarchies , in HPCA , pp. 51 -- 62 , January 2001 . X. Qiu and M. Dubois, Towards virtually-addressed memory hierarchies, in HPCA, pp. 51--62, January 2001."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263332"},{"key":"e_1_3_2_1_6_1","first-page":"118","volume-title":"ICCD","author":"Lee J. H.","year":"2001","unstructured":"J. H. Lee , J. S. Lee , S. Jeong and S. Kim , A banked-promotion TLB for high performance and low power , in ICCD , pp. 118 -- 123 , September 2001 . J. H. Lee, J. S. Lee, S. Jeong and S. Kim, A banked-promotion TLB for high performance and low power, in ICCD, pp. 118--123, September 2001."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES+ISSS.2004.14"},{"key":"e_1_3_2_1_8_1","volume-title":"Computer Algorithms","author":"Baase S.","year":"2000","unstructured":"S. Baase and A.V. Gelder , Computer Algorithms , Addison-Wesley , Boston, MA , 2000 . S. Baase and A.V. Gelder, Computer Algorithms, Addison-Wesley, Boston, MA, 2000."},{"key":"e_1_3_2_1_9_1","volume-title":"Technical report","author":"Reinman G.","year":"1999","unstructured":"G. Reinman and N. Jouppi , An Integrated Cache Timing and Power Modella , Technical report , Western Research Lab , 1999 . G. Reinman and N. Jouppi, An Integrated Cache Timing and Power Modella, Technical report, Western Research Lab, 1999."},{"issue":"4","key":"e_1_3_2_1_10_1","first-page":"536","volume":"34","author":"Stojanovic V.","year":"1999","unstructured":"V. Stojanovic and V.G. Oklobdzija , Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems, IEEE Journal of Solid-State Circuits , vol. 34 , n. 4 , pp. 536 -- 548 , April 1999 . V. Stojanovic and V.G. Oklobdzija, Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems, IEEE Journal of Solid-State Circuits, vol. 34, n. 4, pp. 536 -- 548, April 1999.","journal-title":"Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems, IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_11_1","first-page":"330","volume-title":"30th MICRO","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak and W. H. Mangione-Smith , MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systemsla , in 30th MICRO , pp. 330 -- 335 , December 1997 . C. Lee, M. Potkonjak and W. H. Mangione-Smith, MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systemsla, in 30th MICRO, pp. 330--335, December 1997."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"}],"event":{"name":"CODES\/ISSS05: Third IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jersey City NJ USA","acronym":"CODES\/ISSS05"},"container-title":["Proceedings of the 3rd IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084848","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1084834.1084848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:24Z","timestamp":1750262904000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084848"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,19]]},"references-count":12,"alternative-id":["10.1145\/1084834.1084848","10.1145\/1084834"],"URL":"https:\/\/doi.org\/10.1145\/1084834.1084848","relation":{},"subject":[],"published":{"date-parts":[[2005,9,19]]},"assertion":[{"value":"2005-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}