{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:05Z","timestamp":1750308125405,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,19]],"date-time":"2005-09-19T00:00:00Z","timestamp":1127088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,19]]},"DOI":"10.1145\/1084834.1084854","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"63-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Using minimal minterms to represent programmability"],"prefix":"10.1145","author":[{"given":"Scott J.","family":"Weber","sequence":"first","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kurt","family":"Keutzer","sequence":"additional","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES+ISSS.2004.29"},{"key":"e_1_3_2_1_2_1","unstructured":"H. Tomiyama A. Halambi P. Grun N. Dutt and A. Nicolau. \"Architecture Description Languages for Systems-on-Chip Design.\" In APCHDL'99 109--116.  H. Tomiyama A. Halambi P. Grun N. Dutt and A. Nicolau. \"Architecture Description Languages for Systems-on-Chip Design.\" In APCHDL'99 109--116."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/640673"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307549"},{"key":"e_1_3_2_1_5_1","first-page":"102","volume":"1999","author":"Praet J. Van","unstructured":"J. Van Praet , D. Lanneer , G. Goossens , W. Geurts , H. De Man . \" A Graph Based Processor Model For Retargetable Generation\". DATE 1999 , 102 -- 107 . J. Van Praet, D. Lanneer, G. Goossens, W. Geurts, H. De Man. \"A Graph Based Processor Model For Retargetable Generation\". DATE 1999, 102--107.","journal-title":"DATE"},{"key":"e_1_3_2_1_6_1","volume-title":"Kluwer Academic Publishers","author":"Leupers R.","year":"1997","unstructured":"R. Leupers , \" Instruction-Set Extraction ,\" In Retargetable Code Generation for Digital Signal Processors , Kluwer Academic Publishers , 1997 , 45--83. R. Leupers, \"Instruction-Set Extraction,\" In Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997, 45--83."},{"key":"e_1_3_2_1_7_1","first-page":"6","author":"Rudell R. L.","year":"1987","unstructured":"R. L. Rudell and A. Sangiovanni-Vincentelli , \" Multiple-Valued Minimization for PLA Optimization\" , TCAD , Vol. C AD- 6 , No. 5, Sept. 1987 , 727--751. R. L. Rudell and A. Sangiovanni-Vincentelli, \"Multiple-Valued Minimization for PLA Optimization\", TCAD, Vol. CAD-6, No. 5, Sept. 1987, 727--751.","journal-title":"TCAD"},{"key":"e_1_3_2_1_8_1","first-page":"60","volume":"46","author":"Bayardo R. J.","year":"1996","unstructured":"R. J. Bayardo Jr . and R. Schrag . \"Using CSP look-back techniques to solve exceptionally hard SAT instances.\" In Proc. of the Second Int'l Conf. on Principles and Practice of Constraint Programming (Lecture Notes in Computer Science 1118), Springer , 1996 , 46 -- 60 . R. J. Bayardo Jr. and R. Schrag. \"Using CSP look-back techniques to solve exceptionally hard SAT instances.\" In Proc. of the Second Int'l Conf. on Principles and Practice of Constraint Programming (Lecture Notes in Computer Science 1118), Springer, 1996, 46--60.","journal-title":"of the Second Int'l Conf. on Principles and Practice of Constraint Programming (Lecture Notes in Computer Science 1118), Springer"}],"event":{"name":"CODES\/ISSS05: Third IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jersey City NJ USA","acronym":"CODES\/ISSS05"},"container-title":["Proceedings of the 3rd IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084854","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1084834.1084854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:24Z","timestamp":1750262904000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084854"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,19]]},"references-count":8,"alternative-id":["10.1145\/1084834.1084854","10.1145\/1084834"],"URL":"https:\/\/doi.org\/10.1145\/1084834.1084854","relation":{},"subject":[],"published":{"date-parts":[[2005,9,19]]},"assertion":[{"value":"2005-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}