{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:50Z","timestamp":1750308110039,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,19]],"date-time":"2005-09-19T00:00:00Z","timestamp":1127088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,19]]},"DOI":"10.1145\/1084834.1084894","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"231-236","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["SOMA"],"prefix":"10.1145","author":[{"given":"Girish","family":"Venkataramani","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}]},{"given":"Tiberiu","family":"Chelcea","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}]},{"given":"Seth Copen","family":"Goldstein","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}]},{"given":"Tobias","family":"Bjerregaard","sequence":"additional","affiliation":[{"name":"TU Denmark, Lyngby, Denmark"}]}],"member":"320","published-online":{"date-parts":[[2005,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.7"},{"key":"e_1_3_2_1_2_1","first-page":"216","volume-title":"International ACM\/IEEE Symposium on Code Generation and Optimization (CGO)","author":"Budiu M.","year":"2003","unstructured":"M. Budiu and S. C. Goldstein . Optimizing memory accesses for spatial computation . In International ACM\/IEEE Symposium on Code Generation and Optimization (CGO) , pages 216 -- 227 , March 23 --26 2003 . M. Budiu and S. C. Goldstein. Optimizing memory accesses for spatial computation. In International ACM\/IEEE Symposium on Code Generation and Optimization (CGO), pages 216--227, March 23--26 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/785166.785320"},{"key":"e_1_3_2_1_4_1","unstructured":"C Level Design http:\/\/www.cleveldesign.com\/. C2HDL.  C Level Design http:\/\/www.cleveldesign.com\/. C2HDL."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES+ISSS.2004.39"},{"key":"e_1_3_2_1_6_1","unstructured":"CoWare http:\/\/www.coware.com\/. N2C.  CoWare http:\/\/www.coware.com\/. N2C."},{"key":"e_1_3_2_1_7_1","unstructured":"Frontier Design http:\/\/www.frontierd.com\/. A|rt Builder.  Frontier Design http:\/\/www.frontierd.com\/. A|rt Builder."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307529"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/254208.254225"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6423(00)00014-9"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370309"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/989995.989996"},{"key":"e_1_3_2_1_13_1","first-page":"27","volume-title":"ICCAD","author":"Kolson D. J.","year":"1994","unstructured":"D. J. Kolson , A. Nicolau , Integrating program transformations in the memory-based synthesis of image and video algorithms . In ICCAD , pages 27 -- 30 . IEEE Computer Society , 1994 . D. J. Kolson, A. Nicolau, et al. Integrating program transformations in the memory-based synthesis of image and video algorithms. In ICCAD, pages 27--30. IEEE Computer Society, 1994."},{"key":"e_1_3_2_1_14_1","volume-title":"ISPASS, November 4--6","author":"Larson E.","year":"2001","unstructured":"E. Larson , S. Chatterjee , et al. MASE: A novel architecture for detailed microarchitectural modeling . In ISPASS, November 4--6 2001 . E. Larson, S. Chatterjee, et al. MASE: A novel architecture for detailed microarchitectural modeling. In ISPASS, November 4--6 2001."},{"key":"e_1_3_2_1_15_1","first-page":"330","volume-title":"Micro-30","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , : a tool for evaluating and synthesizing multimedia and communications systems . In Micro-30 , pages 330 -- 335 , 1997 . C. Lee, M. Potkonjak, et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In Micro-30, pages 330--335, 1997."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334013"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996596"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996678"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/224486.224528"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500054"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974889"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514072"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046208"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"e_1_3_2_1_25_1","first-page":"501","volume-title":"IWLS","author":"Venkataramani G.","year":"2004","unstructured":"G. Venkataramani , M. Budiu , to asynchronous dataflow circuits: An end-to-end toolflow . In IWLS , pages 501 -- 508 , June 2004 . (full paper). G. Venkataramani, M. Budiu, et al. C to asynchronous dataflow circuits: An end-to-end toolflow. In IWLS, pages 501--508, June 2004. (full paper)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196313"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307530"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764812"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207111"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310074"}],"event":{"name":"CODES\/ISSS05: Third IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jersey City NJ USA","acronym":"CODES\/ISSS05"},"container-title":["Proceedings of the 3rd IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084894","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1084834.1084894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:10Z","timestamp":1750262890000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1084834.1084894"}},"subtitle":["a tool for synthesizing and optimizing memory accesses in ASICs"],"short-title":[],"issued":{"date-parts":[[2005,9,19]]},"references-count":30,"alternative-id":["10.1145\/1084834.1084894","10.1145\/1084834"],"URL":"https:\/\/doi.org\/10.1145\/1084834.1084894","relation":{},"subject":[],"published":{"date-parts":[[2005,9,19]]},"assertion":[{"value":"2005-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}