{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:00Z","timestamp":1750308120162,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,24]],"date-time":"2005-09-24T00:00:00Z","timestamp":1127520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,24]]},"DOI":"10.1145\/1086297.1086311","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"97-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A post-compilation register reassignment technique for improving hamming distance code compression"],"prefix":"10.1145","author":[{"given":"Montserrat","family":"Ros","sequence":"first","affiliation":[{"name":"The University of New England, Armidale, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Sutton","sequence":"additional","affiliation":[{"name":"The University of Queensland, Brisbane, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Mediabench Benchmarks\" http:\/\/cares.icsl.ucla.edu\/MediaBench\/  \"Mediabench Benchmarks\" http:\/\/cares.icsl.ucla.edu\/MediaBench\/"},{"volume-title":"CPU2000 Benchmarks\", http:\/\/www.spec.org\/cpu2000\/","key":"e_1_3_2_1_2_1","unstructured":"\"SPEC CPU2000 Benchmarks\", http:\/\/www.spec.org\/cpu2000\/ \"SPEC CPU2000 Benchmarks\", http:\/\/www.spec.org\/cpu2000\/"},{"key":"e_1_3_2_1_3_1","unstructured":"Atmel-Corporation \"AT572D740 Summary (Datasheet)\" http:\/\/www.atmel.com\/dyn\/resources\/prod_documents\/7001s.pdf  Atmel-Corporation \"AT572D740 Summary (Datasheet)\" http:\/\/www.atmel.com\/dyn\/resources\/prod_documents\/7001s.pdf"},{"key":"e_1_3_2_1_4_1","first-page":"56","volume-title":"Soc","author":"Centoducatte P.","year":"1999","unstructured":"P. Centoducatte , G. Araujo , and R. Pannain , \" Compressed code execution on DSP architectures,\" in Proceedings 12th International Symposium on System Synthesis. 1999: IEEE Comput . Soc , Los Alamitos, CA, USA , 1999 , pp. 56 -- 61 . P. Centoducatte, G. Araujo, and R. Pannain, \"Compressed code execution on DSP architectures,\" in Proceedings 12th International Symposium on System Synthesis. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 56--61."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301655"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/258916.258947"},{"key":"e_1_3_2_1_7_1","volume-title":"CodePack\u2122 PowerPC Code Compression Utility User's Manual Version 4.1: IBM","author":"IBM","year":"1998","unstructured":"IBM , CodePack\u2122 PowerPC Code Compression Utility User's Manual Version 4.1: IBM , 1998 . IBM, CodePack\u2122 PowerPC Code Compression Utility User's Manual Version 4.1: IBM, 1998."},{"key":"e_1_3_2_1_8_1","volume-title":"Instruction Code Compression for Application Specific VLIW Processors BAsed on Automatic Field Partitioning","author":"Ishiura N.","year":"1997","unstructured":"N. Ishiura and M. Yamaguchi , \" Instruction Code Compression for Application Specific VLIW Processors BAsed on Automatic Field Partitioning ,\" 1997 . N. Ishiura and M. Yamaguchi, \"Instruction Code Compression for Application Specific VLIW Processors BAsed on Automatic Field Partitioning,\" 1997."},{"key":"e_1_3_2_1_9_1","first-page":"82","volume-title":"Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture. 1999: IEEE Comput. Soc","author":"Larin S. Y.","year":"1999","unstructured":"S. Y. Larin and T. M. Conte , \" Compiler-driven cached code compression schemes for embedded ILP processors,\" in MICRO 32 . Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture. 1999: IEEE Comput. Soc , Los Alamitos, CA, USA , 1999 , pp. 82 -- 92 . S. Y. Larin and T. M. Conte, \"Compiler-driven cached code compression schemes for embedded ILP processors,\" in MICRO 32. Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 82--92."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266819"},{"key":"e_1_3_2_1_11_1","volume-title":"Code Compression for DSP\", Compiler and Architecture Support for Embedded Computing Systems","author":"Lefurgy C.","year":"1998","unstructured":"C. Lefurgy and T. Mudge , \" Code Compression for DSP\", Compiler and Architecture Support for Embedded Computing Systems , George Washington University , Washington DC , 1998 . C. Lefurgy and T. Mudge, \"Code Compression for DSP\", Compiler and Architecture Support for Embedded Computing Systems, George Washington University, Washington DC, 1998."},{"key":"e_1_3_2_1_12_1","first-page":"218","volume-title":"Soc","author":"Lefurgy C.","year":"1999","unstructured":"C. Lefurgy , E. Piccininni , and T. Mudge , \" Reducing code size with run-time decompression,\" in Proceedings Sixth International Symposium on High Performance Computer Architecture. HPCA 6 Cat. No.PR00550. 1999: IEEE Comput . Soc , Los Alamitos, CA, USA , 1999 , pp. 218 -- 228 . C. Lefurgy, E. Piccininni, and T. Mudge, \"Reducing code size with run-time decompression,\" in Proceedings Sixth International Symposium on High Performance Computer Architecture. HPCA 6 Cat. No.PR00550. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 218--28."},{"key":"e_1_3_2_1_13_1","first-page":"171","article-title":"Code compression for embedded systems","author":"Lekatsas H. A.","year":"2000","unstructured":"H. A. Lekatsas , \" Code compression for embedded systems ,\" Princeton University , 2000 , pp. 171 . H. A. Lekatsas, \"Code compression for embedded systems,\" Princeton University, 2000, pp. 171.","journal-title":"Princeton University"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/298865.298867"},{"key":"e_1_3_2_1_15_1","volume-title":"Advanced compiler design and implementation: Morgan Kaufmann Publishers Inc","author":"Muchnick S. S.","year":"1997","unstructured":"S. S. Muchnick , Advanced compiler design and implementation: Morgan Kaufmann Publishers Inc ., 1997 . S. S. Muchnick, Advanced compiler design and implementation: Morgan Kaufmann Publishers Inc., 1997."},{"key":"e_1_3_2_1_16_1","first-page":"2318","article-title":"Improving dictionary-based code compression in VLIW architectures","volume":"82","author":"Nam S. J.","year":"1999","unstructured":"S. J. Nam , In Cheol Park , and Chong Min Kyung , \" Improving dictionary-based code compression in VLIW architectures ,\" IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences , vol. E82 -A, pp. 2318 -- 2324 , 1999 . S. J. Nam, In Cheol Park, and Chong Min Kyung, \"Improving dictionary-based code compression in VLIW architectures,\" IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E82-A, pp. 2318--24, 1999.","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.18"},{"key":"e_1_3_2_1_18_1","first-page":"444","volume-title":"Data Compression Conference, J. A. Storer and M. Cohn, Eds.: IEEE Comput. Soc","author":"Prakash J.","year":"2003","unstructured":"J. Prakash , C. Sandeep , P. Shankar , and Y. N. Srikant , \" A Simple and Fast Scheme for Code Compression for VLIW processors,\" in Proceedings DCC 2003 . Data Compression Conference, J. A. Storer and M. Cohn, Eds.: IEEE Comput. Soc , Los Alamitos, CA, USA , 2003 , pp. 444 . J. Prakash, C. Sandeep, P. Shankar, and Y. N. Srikant, \"A Simple and Fast Scheme for Code Compression for VLIW processors,\" in Proceedings DCC 2003. Data Compression Conference, J. A. Storer and M. Cohn, Eds.: IEEE Comput. Soc, Los Alamitos, CA, USA, 2003, pp. 444."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951725"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023853"},{"key":"e_1_3_2_1_21_1","unstructured":"Texas-Instruments \"TMS320 DSP Algorithm Standard Rules and Guidelines\" http:\/\/focus.ti.com\/lit\/ug\/spru352e\/spru352e.pdf  Texas-Instruments \"TMS320 DSP Algorithm Standard Rules and Guidelines\" http:\/\/focus.ti.com\/lit\/ug\/spru352e\/spru352e.pdf"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145003"},{"key":"e_1_3_2_1_23_1","first-page":"525","volume-title":"Data Compression Conference. 2001","author":"Xie Y.","year":"2001","unstructured":"Y. Xie , H. Lekatsas , and W. Wolf , \" Code compression for VLIW processors,\" in Proceedings DCC 2001 . Data Compression Conference. 2001 , J. A. Storer and M. Cohn, Eds.: IEEE Comput. Soc, Los Alamitos, CA, USA , 2001 , pp. 525 . Y. Xie, H. Lekatsas, and W. Wolf, \"Code compression for VLIW processors,\" in Proceedings DCC 2001. Data Compression Conference. 2001, J. A. Storer and M. Cohn, Eds.: IEEE Comput. Soc, Los Alamitos, CA, USA, 2001, pp. 525."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581231"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017769"}],"event":{"name":"CASES05: 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"San Francisco California USA","acronym":"CASES05"},"container-title":["Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086311","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1086297.1086311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:19Z","timestamp":1750262899000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086311"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,24]]},"references-count":25,"alternative-id":["10.1145\/1086297.1086311","10.1145\/1086297"],"URL":"https:\/\/doi.org\/10.1145\/1086297.1086311","relation":{},"subject":[],"published":{"date-parts":[[2005,9,24]]},"assertion":[{"value":"2005-09-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}