{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:00Z","timestamp":1750308120139,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,24]],"date-time":"2005-09-24T00:00:00Z","timestamp":1127520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,24]]},"DOI":"10.1145\/1086297.1086320","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"166-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Architectural support for real-time task scheduling in SMT processors"],"prefix":"10.1145","author":[{"given":"Francisco J.","family":"Cazorla","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8nica de Catalunya and Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter M. W.","family":"Knijnenburg","sequence":"additional","affiliation":[{"name":"Leiden University, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rizos","family":"Sakellariou","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrique","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Universidad de Las Palmas, de Gran Canaria. Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8nica de Catalunya and Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8nica de Catalunya and Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,24]]},"reference":[{"volume-title":"System programming guide.","key":"e_1_3_2_1_1_1","unstructured":"IA-32 intel architecture software developer's manual. volume 3 : System programming guide. IA-32 intel architecture software developer's manual. volume 3: System programming guide."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859659"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1018419.1019575"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977152"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379270"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/827272.829142"},{"key":"e_1_3_2_1_9_1","volume-title":"Microprocessor Report","author":"Levy M.","year":"2003","unstructured":"M. Levy . Multithreaded technologies discolsed at MPF . Microprocessor Report , Nov 2003 . M. Levy. Multithreaded technologies discolsed at MPF. Microprocessor Report, Nov 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"}],"event":{"name":"CASES05: 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"San Francisco California USA","acronym":"CASES05"},"container-title":["Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086320","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1086297.1086320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:19Z","timestamp":1750262899000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,24]]},"references-count":12,"alternative-id":["10.1145\/1086297.1086320","10.1145\/1086297"],"URL":"https:\/\/doi.org\/10.1145\/1086297.1086320","relation":{},"subject":[],"published":{"date-parts":[[2005,9,24]]},"assertion":[{"value":"2005-09-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}