{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:59Z","timestamp":1750308119901,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,24]],"date-time":"2005-09-24T00:00:00Z","timestamp":1127520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,24]]},"DOI":"10.1145\/1086297.1086326","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"213-224","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Virtual multiprocessor"],"prefix":"10.1145","author":[{"given":"Ali","family":"El-Haj-Mahmoud","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed S.","family":"AL-Zawawi","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aravindh","family":"Anantaraman","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859659"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2005.33"},{"key":"e_1_3_2_1_5_1","unstructured":"C-Lab. WCET Benchmarks. Available from http:\/\/www.c-lab.de\/index.php?id=462&L=3.  C-Lab. WCET Benchmarks. Available from http:\/\/www.c-lab.de\/index.php?id=462&L=3."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676307"},{"key":"e_1_3_2_1_8_1","volume-title":"Apr.","author":"Cormie D.","year":"2002","unstructured":"D. Cormie . The ARM11 Microarchitecture. White paper , Apr. 2002 . D. Cormie. The ARM11 Microarchitecture. White paper, Apr. 2002."},{"key":"e_1_3_2_1_9_1","first-page":"36","volume-title":"Baer. Worst-Case Execution Time Estimation of Hardware-assisted Multithreaded Processors. In Proc. of the 2nd Workshop on Network Processors","author":"Crowley P.","year":"2003","unstructured":"P. Crowley and J.- L. Baer. Worst-Case Execution Time Estimation of Hardware-assisted Multithreaded Processors. In Proc. of the 2nd Workshop on Network Processors , pp. 36 -- 47 , Feb. 2003 . P. Crowley and J.-L. Baer. Worst-Case Execution Time Estimation of Hardware-assisted Multithreaded Processors. In Proc. of the 2nd Workshop on Network Processors, pp. 36--47, Feb. 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/827270.829058"},{"key":"e_1_3_2_1_11_1","first-page":"46","volume-title":"Approximation Algorithms for NP-Hard Problems","author":"Coffman J. E. G.","year":"1997","unstructured":"J. E. G. Coffman , M. R. Garey , and D. S. Johnson . Approximation Algorithms for Bin Packing: A Survey . In Approximation Algorithms for NP-Hard Problems , pp. 46 -- 93 . PWS Publishing Co. , 1997 . J. E. G. Coffman, M. R. Garey, and D. S. Johnson. Approximation Algorithms for Bin Packing: A Survey. In Approximation Algorithms for NP-Hard Problems, pp. 46--93. PWS Publishing Co., 1997."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.372349"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023837"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822816"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225187"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_17_1","first-page":"57","volume-title":"Computer Design (RISC Supplement)","author":"Hand T.","year":"1989","unstructured":"T. Hand . Real-Time Systems Need Predictability . Computer Design (RISC Supplement) , pp. 57 -- 59 , Aug. 1989 . T. Hand. Real-Time Systems Need Predictability. Computer Design (RISC Supplement), pp. 57--59, Aug. 1989."},{"key":"e_1_3_2_1_18_1","first-page":"68","volume-title":"Proc. of the 13th Int'l Real-Time Systems Symp.","author":"Harmon M. G.","year":"1992","unstructured":"M. G. Harmon , T. P. Baker , and D. B. Whalley . A Retargetable Technique for Predicting Execution Time of Code Segments . In Proc. of the 13th Int'l Real-Time Systems Symp. , pp. 68 -- 77 , Dec. 1992 . M. G. Harmon, T. P. Baker, and D. B. Whalley. A Retargetable Technique for Predicting Execution Time of Code Segments. In Proc. of the 13th Int'l Real-Time Systems Symp., pp. 68--77, Dec. 1992."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822789"},{"key":"e_1_3_2_1_20_1","unstructured":"IBM Corp. IBM PowerPC 740 \/ PowerPC 750 RISC Microprocessor User's Manual. Feb. 1999.  IBM Corp. IBM PowerPC 740 \/ PowerPC 750 RISC Microprocessor User's Manual. Feb. 1999."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006731"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/827272.829142"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502254"},{"key":"e_1_3_2_1_24_1","first-page":"229","volume-title":"SMART (Strategic Memory Allocation for Real-Time) Cache Design. In Proc. of the 10th Int'l Real-Time Systems Symp.","author":"Kirk D. B.","year":"1989","unstructured":"D. B. Kirk . SMART (Strategic Memory Allocation for Real-Time) Cache Design. In Proc. of the 10th Int'l Real-Time Systems Symp. , pp. 229 -- 239 , Dec. 1989 . D. B. Kirk. SMART (Strategic Memory Allocation for Real-Time) Cache Design. In Proc. of the 10th Int'l Real-Time Systems Symp., pp. 229--239, Dec. 1989."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/580571.828858"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.33"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/827267.828940"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.477248"},{"key":"e_1_3_2_1_29_1","first-page":"334","volume-title":"Proc. of the 19th Int'l Real-Time Systems Symp.","author":"Lim S.-S.","year":"1998","unstructured":"S.-S. Lim , J. H. Han , J. Kim , and S. L. Min . A Worst Case Timing Analysis Technique for Multiple-Issue Machines . In Proc. of the 19th Int'l Real-Time Systems Symp. , pp. 334 -- 345 , Dec. 1998 . S.-S. Lim, J. H. Han, J. Kim, and S. L. Min. A Worst Case Timing Analysis Technique for Multiple-Issue Machines. In Proc. of the 19th Int'l Real-Time Systems Symp., pp. 334--345, Dec. 1998."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_3_2_1_31_1","unstructured":"J. Liu. Real-Time Systems. Prentice Hall 2000.   J. Liu. Real-Time Systems. Prentice Hall 2000."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008138407139"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123498"},{"key":"e_1_3_2_1_35_1","first-page":"192","volume-title":"Proc. of the 8th Int'l Conf. on High Perf. Comp.","author":"\u00d6zer E.","year":"2001","unstructured":"E. \u00d6zer , T. M. Conte , and S. Sharma . Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors . In Proc. of the 8th Int'l Conf. on High Perf. Comp. , pp. 192 -- 203 , Dec. 2001 . E. \u00d6zer, T. M. Conte, and S. Sharma. Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors. In Proc. of the 8th Int'l Conf. on High Perf. Comp., pp. 192--203, Dec. 2001."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943858"},{"key":"e_1_3_2_1_37_1","first-page":"241","volume-title":"Proc. of the 4th Symp. on Real Time Signal Processing IV","author":"Smith B.","year":"1981","unstructured":"B. Smith . Architecture and Applications of the HEP Multiprocessor Computer System . In Proc. of the 4th Symp. on Real Time Signal Processing IV , pp. 241 -- 248 , 1981 . B. Smith. Architecture and Applications of the HEP Multiprocessor Computer System. In Proc. of the 4th Symp. on Real Time Signal Processing IV, pp. 241--248, 1981."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943857"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_40_1","unstructured":"Ubicom Inc. The Ubicom IP3023 Wireless Network Processor. White paper Apr. 2003.  Ubicom Inc. The Ubicom IP3023 Wireless Network Processor. White paper Apr. 2003."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/200781.200792"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106976"}],"event":{"name":"CASES05: 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"San Francisco California USA","acronym":"CASES05"},"container-title":["Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086326","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1086297.1086326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:19Z","timestamp":1750262899000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086326"}},"subtitle":["an analyzable, high-performance architecture for real-time computing"],"short-title":[],"issued":{"date-parts":[[2005,9,24]]},"references-count":40,"alternative-id":["10.1145\/1086297.1086326","10.1145\/1086297"],"URL":"https:\/\/doi.org\/10.1145\/1086297.1086326","relation":{},"subject":[],"published":{"date-parts":[[2005,9,24]]},"assertion":[{"value":"2005-09-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}