{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:59Z","timestamp":1750308119357,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,9,24]],"date-time":"2005-09-24T00:00:00Z","timestamp":1127520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,9,24]]},"DOI":"10.1145\/1086297.1086333","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"274-285","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Software-directed power-aware interconnection networks"],"prefix":"10.1145","author":[{"given":"Vassos","family":"Soteriou","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Noel","family":"Eisley","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]}],"member":"320","published-online":{"date-parts":[[2005,9,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.15"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.605766"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"e_1_3_2_1_6_1","first-page":"10234","volume-title":"Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'04)","author":"Hu J.","year":"2004","unstructured":"J. Hu and R. Marculescu . Energy-aware communication and task scheduling for network-on-chip architectures under real-time Constraints . In Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'04) , pp. 10234 -- 10239 , Feb. 2004 . J. Hu and R. Marculescu. Energy-aware communication and task scheduling for network-on-chip architectures under real-time Constraints. In Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'04), pp. 10234--10239, Feb. 2004."},{"key":"e_1_3_2_1_7_1","unstructured":"InfiniBand Trade Alliance. The InfiniBand architecture. {online} http:\/\/ www.infinibandta.org.  InfiniBand Trade Alliance. The InfiniBand architecture. {online} http:\/\/ www.infinibandta.org."},{"key":"e_1_3_2_1_8_1","first-page":"20884","volume-title":"Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'04)","author":"Compiler A.","year":"2004","unstructured":"A. Jalabert et. al. xpipes Compiler : A tool for instantiating application specific networks on chip . In Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'04) , pp. 20884 -- 20889 , Feb. 2004 . A. Jalabert et. al. xpipesCompiler: A tool for instantiating application specific networks on chip. In Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'04), pp. 20884--20889, Feb. 2004."},{"key":"e_1_3_2_1_9_1","first-page":"21158","volume-title":"Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04)","author":"I.","year":"2004","unstructured":"I. Kadayif et. al. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors . In Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04) , pp. 21158 -- 21163 Feb. 2004 . I. Kadayif et. al. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors. In Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04), pp. 21158--21163 Feb. 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871620"},{"key":"e_1_3_2_1_11_1","first-page":"1403","volume-title":"Proc. International Solid-State Circuits Conference (ISSCC)","author":"Kim J.","year":"2002","unstructured":"J. Kim and M. Horowitz . Adaptive supply serial links with sub-1V operation and per-pin clock recovery . In Proc. International Solid-State Circuits Conference (ISSCC) , pp. 1403 -- 1413 , Feb. 2002 . J. Kim and M. Horowitz. Adaptive supply serial links with sub-1V operation and per-pin clock recovery. In Proc. International Solid-State Circuits Conference (ISSCC), pp. 1403--1413, Feb. 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_3_2_1_13_1","volume-title":"Queueing Systems","author":"Kleinrock L.","year":"1975","unstructured":"L. Kleinrock . Queueing Systems , Vol. 1 . John Wiley and Sons . New York, NY, 1975 . L. Kleinrock. Queueing Systems, Vol. 1. John Wiley and Sons. New York, NY, 1975."},{"key":"e_1_3_2_1_14_1","first-page":"330","volume-title":"Proc. of the 30th International Symposium on Microarchitecture (MICRO-30)","author":"Mediabench C.","year":"1997","unstructured":"C. Lee et. al. Mediabench : A tool for evaluating and synthesizing multimedia and communications systems . In Proc. of the 30th International Symposium on Microarchitecture (MICRO-30) , pp. 330 -- 335 , Nov. 1997 . C. Lee et. al. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proc. of the 30th International Symposium on Microarchitecture (MICRO-30), pp. 330--335, Nov. 1997."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"e_1_3_2_1_16_1","first-page":"11150","volume-title":"Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'03)","author":"J.","year":"2003","unstructured":"J. Luo et. al. Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems . In Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'03) , pp. 11150 -- 11151 , 2003 . J. Luo et. al. Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems. In Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE'03), pp. 11150--11151, 2003."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"e_1_3_2_1_18_1","first-page":"37","volume-title":"al. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors","author":"V. S.","year":"1997","unstructured":"V. S. Pai et. al. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors . In IEEE Technical Committee on Computer Architecture Newsletter (TCCA) , 35(11), pp. 37 -- 48 , Oct. 1997 . V. S. Pai et. al. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors. In IEEE Technical Committee on Computer Architecture Newsletter (TCCA), 35(11), pp. 37--48, Oct. 1997."},{"key":"e_1_3_2_1_19_1","first-page":"408","volume-title":"Proc. of the 15th International Conference on Computer Design (ICCD'97)","author":"C.","year":"1997","unstructured":"C. Patel et. al. Power-constrained design of multiprocessor interconnection networks . In Proc. of the 15th International Conference on Computer Design (ICCD'97) , pp. 408 -- 416 , Oct. 1997 . C. Patel et. al. Power-constrained design of multiprocessor interconnection networks. In Proc. of the 15th International Conference on Computer Design (ICCD'97), pp. 408--416, Oct. 1997."},{"key":"e_1_3_2_1_20_1","unstructured":"PoPNet. {online} http:\/\/www.princeton.edu\/edu\/~lshang\/popnet.html  PoPNet. {online} http:\/\/www.princeton.edu\/edu\/~lshang\/popnet.html"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513832"},{"key":"e_1_3_2_1_23_1","volume-title":"International Technology Roadmap for Semiconductors","author":"Semiconductor Industry Association","year":"2001","unstructured":"Semiconductor Industry Association . International Technology Roadmap for Semiconductors , 2001 . {online} http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2001. {online} http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm"},{"key":"e_1_3_2_1_24_1","first-page":"79","volume-title":"Proc. of the 9th International Symposium on High-Performance Computer Architecture (HPCA-9)","author":"L.","year":"2003","unstructured":"L. Shang et. al. Dynamic voltage scaling with links for power optimization of interconnection networks . In Proc. of the 9th International Symposium on High-Performance Computer Architecture (HPCA-9) , pp. 79 -- 90 , Feb. 2003 . L. Shang et. al. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. of the 9th International Symposium on High-Performance Computer Architecture (HPCA-9), pp. 79--90, Feb. 2003."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033409"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.5"},{"key":"e_1_3_2_1_27_1","first-page":"2","volume-title":"Proc. of the 31st International Symposium on Computer Architecture (ISCA-31)","author":"M. B.","year":"2004","unstructured":"M. B. Taylor et. al. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams . In Proc. of the 31st International Symposium on Computer Architecture (ISCA-31) , pp. 2 -- 13 , June 2004 . M. B. Taylor et. al. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proc. of the 31st International Symposium on Computer Architecture (ISCA-31), pp. 2--13, June 2004."},{"key":"e_1_3_2_1_28_1","unstructured":"The Standard Performance Evaluation Corporation. {online}http:\/\/www.spec.org\/  The Standard Performance Evaluation Corporation. {online}http:\/\/www.spec.org\/"},{"key":"e_1_3_2_1_29_1","first-page":"294","volume-title":"Proc. of the 35th International Symposium on Microarchitecture (MICRO-35)","author":"Wang H.","year":"2002","unstructured":"H. Wang : A power-performance simulator for interconnection networks . In Proc. of the 35th International Symposium on Microarchitecture (MICRO-35) , pp. 294 -- 305 , Nov. 2002 . H. Wang et al. Orion: A power-performance simulator for interconnection networks. In Proc. of the 35th International Symposium on Microarchitecture (MICRO-35), pp. 294--305, Nov. 2002."},{"issue":"11","key":"e_1_3_2_1_30_1","first-page":"16001610","article-title":"A variable-frequency parallel I\/O interface with adaptive power-supply regulation","volume":"35","author":"G.","year":"2000","unstructured":"G. Wei et. al. A variable-frequency parallel I\/O interface with adaptive power-supply regulation . Journal of Solid-State Circuits , 35 ( 11 ): 16001610 , Nov. 2000 . G. Wei et. al. A variable-frequency parallel I\/O interface with adaptive power-supply regulation. Journal of Solid-State Circuits, 35(11):16001610, Nov. 2000.","journal-title":"Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581221"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781138"}],"event":{"name":"CASES05: 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"San Francisco California USA","acronym":"CASES05"},"container-title":["Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086333","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1086297.1086333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:19Z","timestamp":1750262899000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1086297.1086333"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,24]]},"references-count":34,"alternative-id":["10.1145\/1086297.1086333","10.1145\/1086297"],"URL":"https:\/\/doi.org\/10.1145\/1086297.1086333","relation":{},"subject":[],"published":{"date-parts":[[2005,9,24]]},"assertion":[{"value":"2005-09-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}