{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:53Z","timestamp":1750308113837,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,6,20]],"date-time":"2005-06-20T00:00:00Z","timestamp":1119225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,20]]},"DOI":"10.1145\/1088149.1088159","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"71-80","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A heterogeneously segmented cache architecture for a packet forwarding engine"],"prefix":"10.1145","author":[{"given":"Kaushik","family":"Rajan","sequence":"first","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943831"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/263105.263133"},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE\/ACM SC2002 Conf.","author":"Chieueh T.","year":"2002","unstructured":"T. Chieueh and K. Gopalan . Improving Route Lookup performance using network processer cache . In IEEE\/ACM SC2002 Conf. , 2002 . T. Chieueh and K. Gopalan. Improving Route Lookup performance using network processer cache. In IEEE\/ACM SC2002 Conf., 2002."},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. 6th Int. Symp. on High Performance Computer Architecture","author":"Chieueh T.","year":"2000","unstructured":"T. Chieueh and P. Pradhan , Cache memory design for network processors . In Proc. 6th Int. Symp. on High Performance Computer Architecture , 2000 . T. Chieueh and P. Pradhan, Cache memory design for network processors. In Proc. 6th Int. Symp. on High Performance Computer Architecture, 2000."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of ACM Communication Architectures, Protocols, and Applications (SIGCOMM'97)","author":"Chieueh T.","year":"1997","unstructured":"T. Chieueh and P. Pradhan . High-performance IP routing table lookup using CPU caching . In Proc. of ACM Communication Architectures, Protocols, and Applications (SIGCOMM'97) , 1997 . T. Chieueh and P. Pradhan. High-performance IP routing table lookup using CPU caching. In Proc. of ACM Communication Architectures, Protocols, and Applications (SIGCOMM'97), 1997."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859653"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/0169-7552(90)90106-3"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.662939"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.772439"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/378420.378423"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/882460.882577"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/65.912716"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859652"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.22"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.135552"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1999.830043"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. of ACM SIGMETRICS","author":"Waldvogel M.","year":"2001","unstructured":"M. Waldvogel , G. Varghese , J. Turner and B. Plattner . Scalable high speed IP routing lookup . In Proc. of ACM SIGMETRICS , 2001 M. Waldvogel, G. Varghese, J. Turner and B. Plattner. Scalable high speed IP routing lookup. In Proc. of ACM SIGMETRICS, 2001"},{"key":"e_1_3_2_1_19_1","unstructured":"http:\/\/www.nadh.kth.se\/~snilsson.  http:\/\/www.nadh.kth.se\/~snilsson."}],"event":{"name":"ICS05: International Conference on Supercomputing 2005","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cambridge Massachusetts","acronym":"ICS05"},"container-title":["Proceedings of the 19th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1088149.1088159","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1088149.1088159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:13Z","timestamp":1750262893000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1088149.1088159"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,20]]},"references-count":18,"alternative-id":["10.1145\/1088149.1088159","10.1145\/1088149"],"URL":"https:\/\/doi.org\/10.1145\/1088149.1088159","relation":{},"subject":[],"published":{"date-parts":[[2005,6,20]]},"assertion":[{"value":"2005-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}