{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T23:10:19Z","timestamp":1774307419771,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,6,20]],"date-time":"2005-06-20T00:00:00Z","timestamp":1119225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,20]]},"DOI":"10.1145\/1088149.1088164","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"111-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":61,"title":["Improved automatic testcase synthesis for performance model validation"],"prefix":"10.1145","author":[{"suffix":"Jr.","given":"Robert H.","family":"Bell","sequence":"first","affiliation":[{"name":"IBM Systems and Technology Division, Austin, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"June 20, 2004.","author":"Bell R. H.","unstructured":"R. H. Bell , Jr., L. Eeckhout , L. K. John and K. De Bosschere , \" Deconstructing and Improving Statistical Simulation in HLS,\" Workshop on Debunking, Duplicating, and Deconstructing , June 20, 2004. R. H. Bell, Jr., L. Eeckhout, L. K. John and K. De Bosschere, \"Deconstructing and Improving Statistical Simulation in HLS,\" Workshop on Debunking, Duplicating, and Deconstructing, June 20, 2004."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.675637"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0885"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.675632"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315635"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_8_1","volume-title":"June","author":"Carl R.","year":"1998","unstructured":"R. Carl and J. E. Smith , \" Modeling Superscalar Processors Via Statistical Simulation,\" Workshop on Performance Analysis and Its Impact on Design , June 1998 . R. Carl and J. E. Smith, \"Modeling Superscalar Processors Via Statistical Simulation,\" Workshop on Performance Analysis and Its Impact on Design, June 1998."},{"key":"e_1_3_2_1_9_1","first-page":"6","article-title":"Benchmark Characterization for Experimental System Evaluation","author":"Conte T.","year":"1990","unstructured":"T. Conte and W. Hwu , \" Benchmark Characterization for Experimental System Evaluation ,\" Hawaii International Conference on System Science , 1990 , pp. 6 -- 18 . T. Conte and W. Hwu, \"Benchmark Characterization for Experimental System Evaluation,\" Hawaii International Conference on System Science, 1990, pp. 6--18.","journal-title":"Hawaii International Conference on System Science"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/19.1.43"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"L. Eeckhout R. H. Bell Jr. B. Stougie L. K. John and K. De Bosschere \"Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies \" IEEE International Symposium on Computer Architecture June 2004.   L. Eeckhout R. H. Bell Jr. B. Stougie L. K. John and K. De Bosschere \"Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies \" IEEE International Symposium on Computer Architecture June 2004.","DOI":"10.1145\/1028176.1006730"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736182"},{"key":"e_1_3_2_1_15_1","volume-title":"Choosing Representative Slices of Program Execution for Microarchitecture Simulations,\" IEEE Workshop on Workload Characterization","author":"Lafage T.","year":"2000","unstructured":"T. Lafage and A. Seznec , \" Choosing Representative Slices of Program Execution for Microarchitecture Simulations,\" IEEE Workshop on Workload Characterization , 2000 . T. Lafage and A. Seznec, \"Choosing Representative Slices of Program Execution for Microarchitecture Simulations,\" IEEE Workshop on Workload Characterization, 2000."},{"key":"e_1_3_2_1_16_1","unstructured":"J. D. McCalpin \"Memory bandwidth and machine balance in current high performance computers \" IEEE Technical Committee on Computer Architecture newsletter Dec. 1995.  J. D. McCalpin \"Memory bandwidth and machine balance in current high performance computers \" IEEE Technical Committee on Computer Architecture newsletter Dec. 1995."},{"key":"e_1_3_2_1_17_1","first-page":"279","volume-title":"Jan. 22--26","author":"McVoy L.","year":"1996","unstructured":"L. McVoy , \"lmbench : Portable Tools for Performance Analysis,\" USENIX Technical Conference , Jan. 22--26 , 1996 , pp. 279 -- 294 . L. McVoy, \"lmbench: Portable Tools for Performance Analysis,\" USENIX Technical Conference, Jan. 22--26, 1996, pp. 279--294."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339656"},{"key":"e_1_3_2_1_20_1","unstructured":"http:\/\/www.cs.washington.edu\/homes\/oskin\/tools.html  http:\/\/www.cs.washington.edu\/homes\/oskin\/tools.html"},{"key":"e_1_3_2_1_21_1","volume-title":"Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs,\" IEEE Symposium on High-Performance Computing","author":"Sakamoto M.","year":"2002","unstructured":"M. Sakamoto , L. Brisson , A. Katsuno , A. Inoue and Y. Kimura , \" Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs,\" IEEE Symposium on High-Performance Computing ,\" 2002 . M. Sakamoto, L. Brisson, A. Katsuno, A. Inoue and Y. Kimura, \"Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs,\" IEEE Symposium on High-Performance Computing,\" 2002."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220579"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2002.1226491"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/360860.360863"},{"key":"e_1_3_2_1_26_1","unstructured":"http:\/\/www.spec.org  http:\/\/www.spec.org"},{"key":"e_1_3_2_1_27_1","first-page":"344","article-title":"Architectural Performance Verification: PowerPC Processors","author":"Surya S.","year":"1999","unstructured":"S. Surya , P. Bose and J. A. Abraham , \" Architectural Performance Verification: PowerPC Processors ,\" Proceedings of the IEEE International Conference on Computer Design , 1999 , pp. 344 -- 347 . S. Surya, P. Bose and J. A. Abraham, \"Architectural Performance Verification: PowerPC Processors,\" Proceedings of the IEEE International Conference on Computer Design, 1999, pp. 344--347.","journal-title":"Proceedings of the IEEE International Conference on Computer Design"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.30852"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/800179.810239"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2202"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"}],"event":{"name":"ICS05: International Conference on Supercomputing 2005","location":"Cambridge Massachusetts","acronym":"ICS05","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 19th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1088149.1088164","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1088149.1088164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:13Z","timestamp":1750262893000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1088149.1088164"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,20]]},"references-count":31,"alternative-id":["10.1145\/1088149.1088164","10.1145\/1088149"],"URL":"https:\/\/doi.org\/10.1145\/1088149.1088164","relation":{},"subject":[],"published":{"date-parts":[[2005,6,20]]},"assertion":[{"value":"2005-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}