{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T12:45:43Z","timestamp":1751460343363,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,6,20]],"date-time":"2005-06-20T00:00:00Z","timestamp":1119225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,20]]},"DOI":"10.1145\/1088149.1088178","type":"proceedings-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T17:34:39Z","timestamp":1131384879000},"page":"219-228","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Thread-Level Speculation on a CMP can be energy efficient"],"prefix":"10.1145","author":[{"given":"Jose","family":"Renau","sequence":"first","affiliation":[{"name":"University of California, Santa Cruz"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karin","family":"Strauss","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Ceze","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Smruti","family":"Sarangi","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,20]]},"reference":[{"volume-title":"Semiconductor Industry Association","year":"2002","key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors. Semiconductor Industry Association , 2002 . International Technology Roadmap for Semiconductors. Semiconductor Industry Association, 2002."},{"key":"e_1_3_2_1_2_1","first-page":"103","volume-title":"Power-Aware Control Speculation Through Selective Throttling. In International Symposium on High-Performance Computer Architecture","author":"Aragon J. L.","year":"2003","unstructured":"J. L. Aragon , J. Gonzalez , and A. Gonzalez . Power-Aware Control Speculation Through Selective Throttling. In International Symposium on High-Performance Computer Architecture , pages 103 -- 112 , February 2003 . J. L. Aragon, J. Gonzalez, and A. Gonzalez. Power-Aware Control Speculation Through Selective Throttling. In International Symposium on High-Performance Computer Architecture, pages 103--112, February 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360148"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"key":"e_1_3_2_1_6_1","first-page":"191","volume-title":"Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors. In International Symposium on High-Performance Computer Architecture","author":"Garzar\u00e1n M. J.","year":"2003","unstructured":"M. J. Garzar\u00e1n , M. Prvulovic , J. M. Llaber\u00eda , V. Vi\u00f1als , L. Rauchwerger , and J. Torrellas . Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors. In International Symposium on High-Performance Computer Architecture , pages 191 -- 202 , February 2003 . M. J. Garzar\u00e1n, M. Prvulovic, J. M. Llaber\u00eda, V. Vi\u00f1als, L. Rauchwerger, and J. Torrellas. Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors. In International Symposium on High-Performance Computer Architecture, pages 191--202, February 2003."},{"key":"e_1_3_2_1_7_1","unstructured":"SSA for Trees - GNU Project May 2003. \"http:\/\/www.gccsummit. org\/2003\/view_abstract.php?talk=2\".  SSA for Trees - GNU Project May 2003. \"http:\/\/www.gccsummit. org\/2003\/view_abstract.php?talk=2\"."},{"key":"e_1_3_2_1_8_1","first-page":"195","volume-title":"Speculative Versioning Cache. In International Symposium on High-Performance Computer Architecture","author":"Gopal S.","year":"1998","unstructured":"S. Gopal , T. Vijaykumar , J. Smith , and G. Sohi . Speculative Versioning Cache. In International Symposium on High-Performance Computer Architecture , pages 195 -- 205 , February 1998 . S. Gopal, T. Vijaykumar, J. Smith, and G. Sohi. Speculative Versioning Cache. In International Symposium on High-Performance Computer Architecture, pages 195--205, February 1998."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"e_1_3_2_1_11_1","volume-title":"Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture","author":"Kumar R.","year":"2003","unstructured":"R. Kumar , K. Farkas , N. Jouppi , P. Ranganathan , and D. Tullsen . Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture , December 2003 . R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture, December 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379264"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088173"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_23_1","volume-title":"Improving Value Communication for Thread-Level Speculation. In International Symposium on High-Performance Computer Architecture","author":"Steffan J.","year":"2002","unstructured":"J. Steffan , C. Colohan , A. Zhai , and T. Mowry . Improving Value Communication for Thread-Level Speculation. In International Symposium on High-Performance Computer Architecture , February 2002 . J. Steffan, C. Colohan, A. Zhai, and T. Mowry. Improving Value Communication for Thread-Level Speculation. In International Symposium on High-Performance Computer Architecture, February 2002."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871529"},{"key":"e_1_3_2_1_25_1","volume-title":"Hot Chips","author":"Tremblay M.","year":"1999","unstructured":"M. Tremblay . MAJC : Microprocessor Architecture for Java Computing . Hot Chips , August 1999 . M. Tremblay. MAJC: Microprocessor Architecture for Java Computing. Hot Chips, August 1999."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"e_1_3_2_1_27_1","volume-title":"Master's thesis","author":"Tuck J.","year":"2004","unstructured":"J. Tuck . A Novel Compiler Framework for a Chip-Multiprocessor Architecture with Thread-Level Speculation. Master's thesis , University of Illinois at Urbana-Champaign , 2004 . J. Tuck. A Novel Compiler Framework for a Chip-Multiprocessor Architecture with Thread-Level Speculation. Master's thesis, University of Illinois at Urbana-Champaign, 2004."},{"key":"e_1_3_2_1_28_1","volume-title":"Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture","author":"Wang H. S.","year":"2002","unstructured":"H. S. Wang , X. P. Zhu , L. S. Peh , and S. Malik . Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture , December 2002 . H. S. Wang, X. P. Zhu, L. S. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture, December 2002."}],"event":{"name":"ICS05: International Conference on Supercomputing 2005","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cambridge Massachusetts","acronym":"ICS05"},"container-title":["Proceedings of the 19th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1088149.1088178","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1088149.1088178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:43Z","timestamp":1750286623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1088149.1088178"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6,20]]},"references-count":24,"alternative-id":["10.1145\/1088149.1088178","10.1145\/1088149"],"URL":"https:\/\/doi.org\/10.1145\/1088149.1088178","relation":{},"subject":[],"published":{"date-parts":[[2005,6,20]]},"assertion":[{"value":"2005-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}