{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:01Z","timestamp":1750308121078,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2005,9,1]],"date-time":"2005-09-01T00:00:00Z","timestamp":1125532800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2005,9]]},"abstract":"<jats:p>If current technology scaling trends hold, leakage power dissipation will soon become the dominant source of power consumption. Caches, because of the fact that they account for the largest fraction of on-chip transistors in most modern processors, are a primary candidate for attacking the leakage problem. While there has been a flurry of research in this area over the last several years, a major question remains unanswered---What is the total potential of existing architectural and circuit techniques to address this important design concern? In this paper, we explore the limits in which existing circuit and architecture technologies may address this growing problem. We first formally propose a parameterized model that can determine the optimal leakage savings based on the perfect knowledge of the address trace. By carefully applying the sleep and drowsy modes, we find that the total leakage power from the L1 instruction cache, data cache, and a unified L2 cache may be reduced to mere 3.6, 0.9, and 2.3%, respectively, of the unoptimized case. We further study how such a model can be extended to obtain the optimal leakage power savings for different cache configurations.<\/jats:p>","DOI":"10.1145\/1089008.1089009","type":"journal-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T16:00:45Z","timestamp":1131379245000},"page":"221-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["Exploring the limits of leakage power reduction in caches"],"prefix":"10.1145","volume":"2","author":[{"given":"Yan","family":"Meng","sequence":"first","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9]]},"reference":[{"volume-title":"Proceedings of Design Automation Conference. 10","author":"Agarwal A.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.953479"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816139"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.243"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"volume-title":"Tech. Rep. TR-01-23, Department of Computer Sciences","year":"2001","author":"Desikan R.","key":"e_1_2_1_6_1"},{"volume-title":"Proceedings of International Symposium on Computer Architecture","author":"Flautner K.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the 12th ACM Great Lakes symposium on VLSI","author":"Grodstein J.","key":"e_1_2_1_8_1"},{"volume-title":"Proceedings of International Conference on Computer Design.","author":"Hanson H.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of International Symposium on Computer Architecture","author":"Heo S.","key":"e_1_2_1_10_1"},{"volume-title":"Proceedings of ACM International Symposium on Low Power Design.","author":"Kim","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings of International Symposium on Low Power Electronics and Design","author":"Hu J. S.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","unstructured":"Hu Z. Kaxiras S. and Martonosi M. 2002. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Computer Systems. 10.1145\/507052.507055   Hu Z. Kaxiras S. and Martonosi M. 2002. Let caches decay: Reducing leakage energy via exploitation of cache generational behavior. ACM Transaction on Computer Systems. 10.1145\/507052.507055"},{"volume-title":"Proceedings of International Symposium on Computer Architecture","author":"Kaxiras S.","key":"e_1_2_1_14_1"},{"volume-title":"Proceedings of IEEE Micro. 24--36","author":"Kessler R.","key":"e_1_2_1_15_1"},{"volume-title":"Proceedings of ACM\/IEEE International Symposium on Microarchitecture","author":"Kim N.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","first-page":"2","article-title":"Circuit and microarchitectural techniques for reducing cache leakage power","volume":"12","author":"Kim N.","year":"2004","journal-title":"IEEE Transaction on Very Large Scale Integration Systems"},{"volume-title":"Proceedings of International Symposium on Low Power Electronics and Design","author":"Kim N.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","first-page":"12","article-title":"Leakage current: Moore's law meets static power","volume":"36","author":"Kim N. S.","year":"2003","journal-title":"Computer"},{"key":"e_1_2_1_20_1","first-page":"2","article-title":"Gate oxide leakage current analysis and reduction for VLSI circuits","volume":"12","author":"Lee D.","year":"2004","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"e_1_2_1_21_1","article-title":"Managing leakage energy in cache hierarchies","author":"Li L.","year":"2003","journal-title":"Journal of Instruction-level Parallelism 5."},{"volume-title":"Proceedings of the 2004 Design, Automation and Test in Europe Conference.","author":"Li Y.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.179198"},{"volume-title":"Proceedings of International Conference on Computer Aided Design","year":"2004","author":"Liu J.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.23"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.920821"},{"key":"e_1_2_1_27_1","unstructured":"Rabaey J. Chandrakasan A. and Nikolic B. 2002. . . . . . . . . . . . . . . . Prentice-Hall.   Rabaey J. Chandrakasan A. and Nikolic B. 2002. Digital Integrated Circuits A Design Perspective(2nd Edition). Prentice-Hall."},{"key":"e_1_2_1_28_1","unstructured":"Samsung Electronics. 2002. DDR2SDRAM datasheet MR16R1622.  Samsung Electronics. 2002. DDR2SDRAM datasheet MR16R1622."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022969.1022972"},{"volume-title":"Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Sherwood T.","key":"e_1_2_1_30_1"},{"volume-title":"Tech. Rep. WRL-2001-2, HP Labs Technical Reports. Dec.","year":"2001","author":"Shivakumar P.","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of 2002 Workshop on Memory Performance Issues in conjunction with ISCA-29","author":"Velusamy S.","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of International Symposium on Microarchitecture","author":"Zhang W.","key":"e_1_2_1_33_1"},{"volume-title":"Hotleakage: An architectural, temperature-aware model of subthreshold and gate leakage. Tech. Rep. Tech. Report CS-2003-05, Department of Computer Sciences","year":"2003","author":"Zhang Y.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","first-page":"3","article-title":"Adaptive mode control: a static power-efficient cache design","volume":"2","author":"Zhou H.","year":"2003","journal-title":"ACM Transcactions on Embedded Computing Systems"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1089008.1089009","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1089008.1089009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:21Z","timestamp":1750262901000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1089008.1089009"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2005,9]]}},"alternative-id":["10.1145\/1089008.1089009"],"URL":"https:\/\/doi.org\/10.1145\/1089008.1089009","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2005,9]]},"assertion":[{"value":"2005-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}