{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,14]],"date-time":"2026-08-14T22:38:05Z","timestamp":1786747085480,"version":"build-2736575974"},"reference-count":22,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2005,9,1]],"date-time":"2005-09-01T00:00:00Z","timestamp":1125532800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2005,9]]},"abstract":"<jats:p>\n            We introduce the\n            <jats:italic>hashed<\/jats:italic>\n            perceptron predictor, which merges the concepts behind the gshare, path-based and perceptron branch predictors. This predictor can achieve superior accuracy to a path-based and a global perceptron predictor, previously the most accurate dynamic branch predictors known in the literature. We also show how such a predictor can be ahead pipelined to yield one cycle effective latency. On the SPECint2000 set of benchmarks, the hashed perceptron predictor improves accuracy by up to 15.6% over a MAC-RHSP and 27.2% over a path-based neural predictor.\n          <\/jats:p>","DOI":"10.1145\/1089008.1089011","type":"journal-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T16:00:45Z","timestamp":1131379245000},"page":"280-300","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["Merging path and gshare indexing in perceptron branch prediction"],"prefix":"10.1145","volume":"2","author":[{"given":"David","family":"Tarjan","sequence":"first","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2005,9]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"1","article-title":"The Microarchitecture of the Intel Pentium 4 processor on 90nm technology","volume":"8","author":"Boggs D.","year":"2004","journal-title":"Intel Technology Journal"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture. ACM Press","author":"Calder B."},{"key":"e_1_2_1_4_1","unstructured":"Cormen T. Leiserson C. and Rivest R. 1990. . . . . . . . . . . . . . . . McGraw-Hill New York.   Cormen T. Leiserson C. and Rivest R. 1990. Introduction to Algorithms. McGraw-Hill New York."},{"key":"e_1_2_1_5_1","first-page":"1","article-title":"The Microarchitecture of the Pentium 4 processor","volume":"5","author":"Hinton G.","year":"2001","journal-title":"Intel Technology Journal"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society. 243","author":"Jim\u00e9nez D. A."},{"key":"e_1_2_1_8_1","volume-title":"The First Championship Branch Prediction Workshop","author":"Jim\u00e9nez D.","year":"2004"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of The Seventh International Symposium on High-Performance Computer Architecture. 197--206","author":"Jim\u00e9nez D."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/571637.571639"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 33rd Annual ACM\/IEEE International Symposium on Microarchitecture. ACM Press","author":"Jim\u00e9nez D. A."},{"key":"e_1_2_1_12_1","volume-title":"The First Championship Branch Prediction Workshop","author":"Loh G. H.","year":"2004"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430556"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261827"},{"key":"e_1_2_1_18_1","volume-title":"The O-GEHL Branch Predictor. In The First Championship Branch Prediction Workshop","author":"Seznec A.","year":"2004"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 30th Annual International Symposium on Computer architecture. ACM Press","author":"Seznec A."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII)","author":"Seznec A."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. 295--306","author":"Seznec A."},{"key":"e_1_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Sherwood T. Perelman E. Hamerly G. and Calder B. 2002. . . . . . . . . . . . . . . . Architectural Support for Programming Languages and Operating Systems Oct. http:\/\/www.cs.ucsd.edu\/users\/calder\/simpoint\/. 10.1145\/605397.605403   Sherwood T. Perelman E. Hamerly G. and Calder B. 2002. Automatically Characterizing Large Scale Program Behavior. Tenth International Conference on Architectural Support for Programming Languages and Operating Systems Oct. http:\/\/www.cs.ucsd.edu\/users\/calder\/simpoint\/. 10.1145\/605397.605403","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_23_1","volume-title":"International Symposium on Microarchitecture. 259--271","author":"Skadron K."},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Sprangle E. Chappell R. S. Alsup M. and Patt Y. N. 1997. . . . . . . . . . . . . . . . In ISCA. 284--291. 10.1145\/264107.264210   Sprangle E. Chappell R. S. Alsup M. and Patt Y. N. 1997. The agree predictor: A mechanism for reducing negative branch history interference. In ISCA. 284--291. 10.1145\/264107.264210","DOI":"10.1145\/384286.264210"},{"key":"e_1_2_1_25_1","volume-title":"ASPLOS-VIII: Proceedings of the eighth international conference on Architectural support for programming languages and operating systems. ACM Press","author":"Stark J."},{"key":"e_1_2_1_26_1","volume-title":"The 5th Workshop on Complexity-Effective Design","author":"Tarjan D.","year":"2004"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 9th International Joint Conference on Neural Networks. 868--873","author":"Vintan L."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1089008.1089011","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1089008.1089011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:21Z","timestamp":1750262901000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1089008.1089011"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2005,9]]}},"alternative-id":["10.1145\/1089008.1089011"],"URL":"https:\/\/doi.org\/10.1145\/1089008.1089011","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,9]]},"assertion":[{"value":"2005-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}