{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:38Z","timestamp":1750308098764,"version":"3.41.0"},"reference-count":11,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2004,9,29]],"date-time":"2004-09-29T00:00:00Z","timestamp":1096416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,6]]},"abstract":"<jats:p>The performances of multiprocessor systems mainly rely on the processor clock speed and the memory latency. As the processors speed up rapidly, the memory latency becomes a major performance bottleneck in multiprocessor systems. In this paper, we propose a dual-link interconnection topology and its effective routing scheme to reduce the remote memory latency on the interconnection network. It can be applied at a same implementation cost as traditional bi-directional ring systems. We compare the performance of the proposed system to that of the traditional bi-directional ring-based system and toroidal mesh-based system. By simulations, it is shown that the proposed system outperforms the traditional bi-directional ring-based system by 42~101 % and excels the toroidal mesh-based system by 4~14%.<\/jats:p>","DOI":"10.1145\/1101868.1101872","type":"journal-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T18:14:10Z","timestamp":1139249650000},"page":"10-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DRACO"],"prefix":"10.1145","volume":"33","author":[{"given":"Hyo-Joong","family":"Suh","sequence":"first","affiliation":[{"name":"The Catholic University of Korea"}]},{"given":"Sung Woo","family":"Chung","sequence":"additional","affiliation":[{"name":"Processor Architecture Lab., Samsung Electronics"}]}],"member":"320","published-online":{"date-parts":[[2004,9,29]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"185","volume-title":"Proc. Fifth European Workshop on OpenMP. (EWOMP-03)","author":"Rabenseifner R.","year":"2003"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1239928.1239936"},{"key":"e_1_2_1_3_1","first-page":"219","volume-title":"Proc. Int'l Workshop on Parallel Numerics. (PARNUM-2000)","author":"Kutil R.","year":"2000"},{"key":"e_1_2_1_4_1","unstructured":"IEEE Computer Society IEEE Standard for Scalable Coherent Interface(SCI) Inst. of Electrical and Electronics Engineers Aug. 1993.  IEEE Computer Society IEEE Standard for Scalable Coherent Interface(SCI) Inst. of Electrical and Electronics Engineers Aug. 1993."},{"key":"e_1_2_1_5_1","first-page":"189","volume-title":"Proc. Int'l Conf. Architecture of Computing Systems. (ARCS-02)","author":"Tao J.","year":"2002"},{"key":"e_1_2_1_6_1","first-page":"883","volume-title":"Proc. Int'l Conf. Parallel and Distributed Processing Techniques and Applications. (PDPTA-98)","author":"Oi Hitoshi","year":"1998"},{"key":"e_1_2_1_7_1","unstructured":"Data General AViiON http:\/\/www.dg.com.  Data General AViiON http:\/\/www.dg.com."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/372202.372447"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.392846"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/645464.653532"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1101868.1101872","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1101868.1101872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:01Z","timestamp":1750262881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1101868.1101872"}},"subtitle":["optimized CC-NUMA system with novel dual-link interconnections to reduce the memory latency"],"short-title":[],"issued":{"date-parts":[[2004,9,29]]},"references-count":11,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2005,6]]}},"alternative-id":["10.1145\/1101868.1101872"],"URL":"https:\/\/doi.org\/10.1145\/1101868.1101872","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1152922.1101872","asserted-by":"subject"}]},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2004,9,29]]},"assertion":[{"value":"2004-09-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}