{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:41Z","timestamp":1750308101590,"version":"3.41.0"},"reference-count":41,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2005,11,1]],"date-time":"2005-11-01T00:00:00Z","timestamp":1130803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,11]]},"abstract":"<jats:p>The exponential increase in uniprocessor performance has begun to slow. Designers have been unable to scale performance while managing thermal, power, and electrical effects. Furthermore, design complexity limits the size of monolithic processors that can be designed while keeping costs reasonable. Industry has responded by moving toward chip multi-processor architectures (CMP). These architectures are composed from replicated processors utilizing the die area afforded by newer design processes. While this approach mitigates the issues with design complexity, power, and electrical effects, it does nothing to directly improve the performance of contemporary or future single-threaded applications.This paper examines the scalability potential for exploiting the parallelism in single-threaded applications on these CMP platforms. The paper explores the total available parallelism in unmodified sequential applications and then examines the viability of exploiting this parallelism on CMP machines. Using the results from this analysis, the paper forecasts that CMPs, using the \"intrinsic\" parallelism in a program, can sustain the performance improvement users have come to expect from new processors for only 6-8 years provided many successful parallelization efforts emerge. Given this outlook, the paper advocates exploring methodologies which achieve parallelism beyond this \"intrinsic\" limit of programs.<\/jats:p>","DOI":"10.1145\/1105734.1105741","type":"journal-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T18:14:10Z","timestamp":1139249650000},"page":"44-53","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Chip multi-processor scalability for single-threaded applications"],"prefix":"10.1145","volume":"33","author":[{"given":"Neil","family":"Vachharajani","sequence":"first","affiliation":[{"name":"Princeton University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Iyer","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chinmay","family":"Ashok","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manish","family":"Vachharajani","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David I.","family":"August","sequence":"additional","affiliation":[{"name":"Princeton University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Connors","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Advanced Micro Devices Inc. \"Multi-core processors --- the next evolution in computing \" Web site: http:\/\/multicore.amd.com\/WhitePapers\/Multi-Core_Processors_WhitePaper.pdf \" White Paper 2005.  Advanced Micro Devices Inc. \"Multi-core processors --- the next evolution in computing \" Web site: http:\/\/multicore.amd.com\/WhitePapers\/Multi-Core_Processors_WhitePaper.pdf \" White Paper 2005."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140395"},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-5676-0","volume-title":"Loop Parallelization","author":"Banerjee U.","year":"1994"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00129843"},{"key":"e_1_2_1_5_1","first-page":"76","volume-title":"Microarchitecture optimizations for exploiting memory-level parallelism,\" in Proceedings of the 2004 International Symposium on Computer Architecture (ISCA)","author":"Chou Y.","year":"2004"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305175"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009071"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977120"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10004"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1137\/0218016"},{"key":"e_1_2_1_13_1","first-page":"1","article-title":"A new era of architectural innovation arrives with Intel dual-core processors","author":"Intel Corporation","year":"2005","journal-title":"Technology@Intel Magazine"},{"volume-title":"March","year":"2005","author":"Iyer M.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"first-page":"27","volume-title":"March 2004","author":"Kim D.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139702"},{"key":"e_1_2_1_19_1","first-page":"21","article-title":"Quantifying instruction-level parallelism limits on an epic architecture","author":"Lee H. H.","year":"2000","journal-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"},{"first-page":"226","volume-title":"December 1996","author":"Lipasti M. H.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"e_1_2_1_24_1","unstructured":"S. J. Patel Web site: http:\/\/courses.ece.uiuc.edu\/ece512\/Lectures\/lecturel.pdf.  S. J. Patel Web site: http:\/\/courses.ece.uiuc.edu\/ece512\/Lectures\/lecturel.pdf."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/309758.309771"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781500"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026007"},{"volume-title":"June","year":"1997","author":"Ranganathan P.","key":"e_1_2_1_30_1"},{"volume-title":"Department of Computer Science","year":"2004","author":"Roberts J. E.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915377"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305210"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917542"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_2_1_36_1","unstructured":"Sun Microsystems Inc. \"Introduction to throughput computing White Paper \" 2003.  Sun Microsystems Inc. \"Introduction to throughput computing White Paper \" 2003."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"e_1_2_1_38_1","unstructured":"D. W. Wall \"Limits of instruction-level parallelism \" DEC WRL Tech. Rep. 93\/6 November 1993.  D. W. Wall \"Limits of instruction-level parallelism \" DEC WRL Tech. Rep. 93\/6 November 1993."},{"key":"e_1_2_1_39_1","first-page":"187","volume-title":"February","author":"Wang P. H.","year":"2002"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"},{"volume-title":"Proceedings of the 35th International Symposium on Microarchitecture","year":"2002","author":"Zilles C.","key":"e_1_2_1_41_1"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1105734.1105741","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1105734.1105741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:03Z","timestamp":1750262883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1105734.1105741"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,11]]},"references-count":41,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,11]]}},"alternative-id":["10.1145\/1105734.1105741"],"URL":"https:\/\/doi.org\/10.1145\/1105734.1105741","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,11]]},"assertion":[{"value":"2005-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}