{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:41Z","timestamp":1750308101502,"version":"3.41.0"},"reference-count":12,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2005,11,1]],"date-time":"2005-11-01T00:00:00Z","timestamp":1130803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,11]]},"abstract":"<jats:p>This paper presents a novel mechanism for barrier synchronization on chip multi-processors (CMPs). By forcing the invalidation of selected I-cache lines, this mechanism starves threads and thus forces their execution to stop. Threads are let free when all have entered the barrier.We evaluated this mechanism using SMTSim and report much better (and most importantly, more flat) performance than lock-based barriers supported by existing microprocessors.<\/jats:p>","DOI":"10.1145\/1105734.1105743","type":"journal-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T18:14:10Z","timestamp":1139249650000},"page":"64-69","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Fast synchronization for chip multiprocessors"],"prefix":"10.1145","volume":"33","author":[{"given":"Jack","family":"Sampson","sequence":"first","affiliation":[{"name":"UCSD"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rub\u00e9n","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"UPC Barcelona"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Francois","family":"Collard","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Schlansker","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0393"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.22"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/110382.110433"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0213"},{"key":"e_1_2_1_6_1","unstructured":"D. E. Culler J. P. Singh and A. Gupta. Parallel Computer Architecture. Morgan Kaufmann.   D. E. Culler J. P. Singh and A. Gupta. Parallel Computer Architecture. Morgan Kaufmann."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/140901.141883"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367838"},{"key":"e_1_2_1_12_1","volume-title":"Proc. Int'l Symp on High-Performance Architecture (HPCA)","author":"Tullsen D. M.","year":"1999","unstructured":"D. M. Tullsen , J. L. Lo , S. J. Eggers , and H. M. Levy . Supporting fine-grained synchronization on a simulataneous multithreading processor . In Proc. Int'l Symp on High-Performance Architecture (HPCA) , Jan. 1999 . D. M. Tullsen, J. L. Lo, S. J. Eggers, and H. M. Levy. Supporting fine-grained synchronization on a simulataneous multithreading processor. In Proc. Int'l Symp on High-Performance Architecture (HPCA), Jan. 1999."}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1105734.1105743","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1105734.1105743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:03Z","timestamp":1750262883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1105734.1105743"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,11]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,11]]}},"alternative-id":["10.1145\/1105734.1105743"],"URL":"https:\/\/doi.org\/10.1145\/1105734.1105743","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,11]]},"assertion":[{"value":"2005-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}