{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:26:34Z","timestamp":1758893194216,"version":"3.41.0"},"reference-count":28,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2005,11,1]],"date-time":"2005-11-01T00:00:00Z","timestamp":1130803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,11]]},"abstract":"<jats:p>High performance multi-core processors are becoming an industry reality. Although multi-cores are suited for multithreaded and multi-programmed workloads, many applications are still mono-thread and multi-core performance with a single thread workload is an important issue. Furthermore, recent studies suggest that performance, power and temperature considerations of future multi-cores may necessitate activity-migration between cores.Motivated by the above, this paper investigates the performance implications of single thread migration on a multi-core. Specifically, the study considers the influence on the performance of a single thread of the following migration and multi-core parameters: frequency of migration, core warm-up modes, subset of resources that are warmed-up, number of cores, and cache hierarchy organization. The results of this study can provide insight to architects on how to design performance-efficient power and thermal strategies for a multi-core chip.The experimental results, for the benchmarks and microarchitectures used in this study, show that the performance loss due to activity migration on a multi-core with private L1s and a shared L2 can be minimized if: (a) a migrating thread continues its execution on a core that was previously visited by the thread, and (b) cores remember their predictor state since their previous activation (all other core resources can be cold). The analogous conclusions for a multi-core with private L1s and L2s and a shared L3 are: remembering the predictor state, maintaining the tags of the various L2 caches coherent and allowing L2-L2 data transfers from inactive cores to the active core.The data also show that when migration period is at least every 160K cycles, the transfer of register state between two cores and the flushing of dirty private L1 data have a negligible performance overhead.<\/jats:p>","DOI":"10.1145\/1105734.1105745","type":"journal-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T18:14:10Z","timestamp":1139249650000},"page":"80-91","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":69,"title":["Performance implications of single thread migration on a chip multi-core"],"prefix":"10.1145","volume":"33","author":[{"given":"Theofanis","family":"Constantinou","sequence":"first","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}]},{"given":"Pierre","family":"Michaud","sequence":"additional","affiliation":[{"name":"Irisa\/Inria, Rennes Cedex, France"}]},{"given":"Damien","family":"Fetis","sequence":"additional","affiliation":[{"name":"Irisa\/Inria, Rennes Cedex, France"}]},{"given":"Andre","family":"Seznec","sequence":"additional","affiliation":[{"name":"Irisa\/Inria, Rennes Cedex, France"}]}],"member":"320","published-online":{"date-parts":[[2005,11]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"AMD Multi-Core Technology Whitepaper","author":"MD.","year":"2005","unstructured":"A MD. Multi-core processors the next evolution in computing . In AMD Multi-Core Technology Whitepaper , 2005 . AMD. Multi-core processors the next evolution in computing. In AMD Multi-Core Technology Whitepaper, 2005."},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1145\/339647.339696"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/40.782564"},{"key":"e_1_2_1_5_1","volume-title":"First Workshop on Temperature-Aware Computer Systems (TACS-1)","author":"Chaparro P.","year":"2004","unstructured":"P. Chaparro , J. Gonzalez , and A. Gonzalez . Thermal-effective clustered microarchitectures . In First Workshop on Temperature-Aware Computer Systems (TACS-1) , 2004 . P. Chaparro, J. Gonzalez, and A. Gonzalez. Thermal-effective clustered microarchitectures. In First Workshop on Temperature-Aware Computer Systems (TACS-1), 2004."},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/996566.996749"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1145\/1105734.1105745"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference","year":"2005","unstructured":"Flachs The microarchitecture of the streaming processor for a cell processor . In Proceedings of the IEEE International Solid-State Circuits Conference , February 2005 . Flachs et al. The microarchitecture of the streaming processor for a cell processor. In Proceedings of the IEEE International Solid-State Circuits Conference, February 2005.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","volume-title":"Crusoe longrun power management","author":"Fleischmann M.","year":"2001","unstructured":"M. Fleischmann . Crusoe longrun power management . In Transmeta Corporation Whitepaper , 2001 . M. Fleischmann. Crusoe longrun power management. In Transmeta Corporation Whitepaper, 2001."},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1147\/rd.462.0235"},{"unstructured":"Microarchitecture and Performance. Intel Technology Journal 7(Q2) 2003 The Intel Pentium M Processor","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","article-title":"Managing the impact of increasing microprocessor power consumption","author":"Gunther S.","year":"2001","unstructured":"S. Gunther , F. Binns , D. Carmean , and J. Hall . Managing the impact of increasing microprocessor power consumption . Intel Technology Journal, 5(Q1) , Feb 2001 . S. Gunther, F. Binns, D. Carmean, and J. Hall. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, 5(Q1), Feb 2001.","journal-title":"Intel Technology Journal, 5(Q1)"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/871506.871561"},{"volume-title":"Intel Whitepaper","year":"2005","unstructured":"Intel. Intel multi-core processor architecture development backgrounder . In Intel Whitepaper , 2005 . Intel. Intel multi-core processor architecture development backgrounder. In Intel Whitepaper, 2005.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/MM.2004.1289290"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/MM.2005.35"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/L-CA.2003.6"},{"key":"e_1_2_1_18_1","first-page":"81","volume-title":"Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In 36th International Symposium on Microarchitecture","author":"Kumar R.","year":"2003","unstructured":"R. Kumar , K. Farkas , N. Jouppi , P. Ranganathan , and D. Tullsen . Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In 36th International Symposium on Microarchitecture , pages 81 -- 92 , December 2003 . R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In 36th International Symposium on Microarchitecture, pages 81--92, December 2003."},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1109\/ISQED.2002.996797","volume-title":"Proceedings of the 2002 international Symposium on Quality Electronics","author":"Lim C. H.","year":"2002","unstructured":"C. H. Lim , W. R. Daasch , and G. Cai . A thermal-aware superscalar microprocessor . In Proceedings of the 2002 international Symposium on Quality Electronics , pages 517 -- 522 , 2002 . C. H. Lim, W. R. Daasch, and G. Cai. A thermal-aware superscalar microprocessor. In Proceedings of the 2002 international Symposium on Quality Electronics, pages 517--522, 2002."},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1109\/MM.2005.34"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1109\/HPCA.2004.10026"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1145\/237090.237140"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/ISSCC.2005.1493990"},{"key":"e_1_2_1_24_1","volume-title":"Micro32 conference key note","author":"Pollack F.","year":"1999","unstructured":"F. Pollack . New microarchitecture challenges in the coming generations of cmos process technologies . In Micro32 conference key note , 1999 . F. Pollack. New microarchitecture challenges in the coming generations of cmos process technologies. In Micro32 conference key note, 1999."},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_2_1_26_1","first-page":"325","volume-title":"Proceedings of COMPCON 97","year":"1997","unstructured":"Sanchez Thermal management system for high performance powerpc microprocessors . In Proceedings of COMPCON 97 , pages 325 -- 330 , 1997 . Sanchez et al. Thermal management system for high performance powerpc microprocessors. In Proceedings of COMPCON 97, pages 325--330, 1997."},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_1","DOI":"10.1145\/980152.980157"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1147\/rd.462.0213"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1147\/rd.461.0005"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1105734.1105745","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1105734.1105745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:03Z","timestamp":1750262883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1105734.1105745"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,11]]},"references-count":28,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,11]]}},"alternative-id":["10.1145\/1105734.1105745"],"URL":"https:\/\/doi.org\/10.1145\/1105734.1105745","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,11]]},"assertion":[{"value":"2005-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}