{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:05Z","timestamp":1750308125451,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,6,12]],"date-time":"2005-06-12T00:00:00Z","timestamp":1118534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,6,12]]},"DOI":"10.1145\/1111583.1111590","type":"proceedings-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T15:52:40Z","timestamp":1139241160000},"page":"44-53","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Performance characteristics of MAUI"],"prefix":"10.1145","author":[{"given":"Justin","family":"Teller","sequence":"first","affiliation":[{"name":"University of Maryland, College Park, Maryland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"Jr.","given":"Charles B.","family":"Silio","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, Maryland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, Maryland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_3_2_1_3_1","first-page":"70","volume-title":"Proceedings of the 5th IEEE Int. Conference on High Performance Computer Architecture","author":"Carter John","year":"1999","unstructured":"John Carter , Wilson Hsieh , Leigh Stoller , Mark Swanson , Lixon Shang , Erik Brunvand , Al Davis , Chen-Chi Kuo , Ravindra Kuramkote , Michael parker, Lambert Schaelicke , and Terry Tateyama . Impulse : Building a Smarter Memory Controller . In Proceedings of the 5th IEEE Int. Conference on High Performance Computer Architecture , pages 70 -- 79 , Orlando, Florida , January 1999 . John Carter, Wilson Hsieh, Leigh Stoller, Mark Swanson, Lixon Shang, Erik Brunvand, Al Davis, Chen-Chi Kuo, Ravindra Kuramkote, Michael parker, Lambert Schaelicke, and Terry Tateyama. Impulse: Building a Smarter Memory Controller. In Proceedings of the 5th IEEE Int. Conference on High Performance Computer Architecture, pages 70--79, Orlando, Florida, January 1999."},{"key":"e_1_3_2_1_4_1","first-page":"229","volume-title":"Proceedings of the Workshop on Parallel and Distributed Image Processing, Video Processing, and Multimedia","author":"Chatterji Sourav","year":"2003","unstructured":"Sourav Chatterji and Jason Duell . Performance Evaluation of Two Emerging Media Processors: VIRAM and Imagine . In Proceedings of the Workshop on Parallel and Distributed Image Processing, Video Processing, and Multimedia , pages 229 -- 235 , Nice , France, April 2003 . Sourav Chatterji and Jason Duell. Performance Evaluation of Two Emerging Media Processors: VIRAM and Imagine. In Proceedings of the Workshop on Parallel and Distributed Image Processing, Video Processing, and Multimedia, pages 229--235, Nice, France, April 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661071"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"e_1_3_2_1_8_1","first-page":"11","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy John L.","year":"2003","unstructured":"John L. Hennessy and David A. Patterson . Computer Architecture: A Quantitative Approach , pages 11 -- 17 , 390--504. Morgan Kaufmann , Menlo Park , California, 2003 . John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach, pages 11--17, 390--504. Morgan Kaufmann, Menlo Park, California, 2003."},{"key":"e_1_3_2_1_9_1","volume-title":"The Joint Meeting of the 5th International Conference on Bioelectromagnetism and the 5th International Symposium on Noninvasive Functional Source Imaging within the Human Brain and Heart (BEM NFSI","author":"Hereld Mark","year":"2005","unstructured":"Mark Hereld , Rick Stevens , Justin Teller , Wim van Drongelen , and Hyong Lee . Large Neural Simulations on Large Parallel Computers. To Appear . In The Joint Meeting of the 5th International Conference on Bioelectromagnetism and the 5th International Symposium on Noninvasive Functional Source Imaging within the Human Brain and Heart (BEM NFSI 2005 ), Minneapolis , Minnesota, May 2005. Mark Hereld, Rick Stevens, Justin Teller, Wim van Drongelen, and Hyong Lee. Large Neural Simulations on Large Parallel Computers. To Appear. In The Joint Meeting of the 5th International Conference on Bioelectromagnetism and the 5th International Symposium on Noninvasive Functional Source Imaging within the Human Brain and Heart (BEM NFSI 2005), Minneapolis, Minnesota, May 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_11_1","first-page":"193","volume-title":"Josep Torrellas. FlexRAM: Toward and Advanced Intelligent Memory System. In Proceedings of the IEEE International Conference on Computer Design (ICCD)","author":"Kang Yi","year":"1999","unstructured":"Yi Kang , Wei Huang , Seung-Moon Yoo , Diana Keen , Zhenshou Ge , Vinh Lam , Pratap Pattnaik , and Josep Torrellas. FlexRAM: Toward and Advanced Intelligent Memory System. In Proceedings of the IEEE International Conference on Computer Design (ICCD) , pages 193 -- 201 , Austin, Texas , October 1999 . Yi Kang, Wei Huang, Seung-Moon Yoo, Diana Keen, Zhenshou Ge, Vinh Lam, Pratap Pattnaik, and Josep Torrellas. FlexRAM: Toward and Advanced Intelligent Memory System. In Proceedings of the IEEE International Conference on Computer Design (ICCD), pages 193--201, Austin, Texas, October 1999."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1214343"},{"key":"e_1_3_2_1_13_1","volume-title":"A Survey of Memory Bandwidth and Machine Balance in Current High Performance Computers. Newsletter of the IEEE Technical Committee on Computer Architecture (TCCA)","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin . A Survey of Memory Bandwidth and Machine Balance in Current High Performance Computers. Newsletter of the IEEE Technical Committee on Computer Architecture (TCCA) . December 1995 . John D. McCalpin. A Survey of Memory Bandwidth and Machine Balance in Current High Performance Computers. Newsletter of the IEEE Technical Committee on Computer Architecture (TCCA). December 1995."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_15_1","first-page":"208","volume-title":"Aneet Chopra. Exploiting ILP in Page-Based Intelligent Memory. In Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Micro-Architecture","author":"Oskin Mark","year":"1999","unstructured":"Mark Oskin , Justin Hensley , Diana Keen , Frederic T. Chong , Matthew Farrens , and Aneet Chopra. Exploiting ILP in Page-Based Intelligent Memory. In Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Micro-Architecture , pages 208 -- 218 , Haifa, Israel , 1999 . Mark Oskin, Justin Hensley, Diana Keen, Frederic T. Chong, Matthew Farrens, and Aneet Chopra. Exploiting ILP in Page-Based Intelligent Memory. In Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Micro-Architecture, pages 208--218, Haifa, Israel, 1999."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_17_1","first-page":"39","volume-title":"Patterson. IRAM: A Microprocessor for the Post-PC Era. In Proceedings of Tech. Papers, the IEEE International Symposium on VLSI Technology, Systems, and Applications","author":"David","year":"1999","unstructured":"David A. Patterson. IRAM: A Microprocessor for the Post-PC Era. In Proceedings of Tech. Papers, the IEEE International Symposium on VLSI Technology, Systems, and Applications , pages 39 -- 41 , Taipei, Taiwan , June 1999 . David A. Patterson. IRAM: A Microprocessor for the Post-PC Era. In Proceedings of Tech. Papers, the IEEE International Symposium on VLSI Technology, Systems, and Applications, pages 39--41, Taipei, Taiwan, June 1999."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545235"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1206504"},{"key":"e_1_3_2_1_20_1","first-page":"10004","volume-title":"Robert Parker. A PIM-based Multiprocessor System. In Proceedings of the 15th IEEE International Parallel and Distributed Processing Symposium","author":"Suh Jinwoo","year":"2001","unstructured":"Jinwoo Suh , Changping Li , Stephen P. Crago , and Robert Parker. A PIM-based Multiprocessor System. In Proceedings of the 15th IEEE International Parallel and Distributed Processing Symposium , page 10004 , San Francisco , April 2001 . Jinwoo Suh, Changping Li, Stephen P. Crago, and Robert Parker. A PIM-based Multiprocessor System. In Proceedings of the 15th IEEE International Parallel and Distributed Processing Symposium, page 10004, San Francisco, April 2001."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_22_1","volume-title":"Performance Characteristics of an Intelligent Memory System. Master's thesis","author":"Teller Justin","year":"2004","unstructured":"Justin Teller . Performance Characteristics of an Intelligent Memory System. Master's thesis , University of Maryland , August 2004 . Justin Teller. Performance Characteristics of an Intelligent Memory System. Master's thesis, University of Maryland, August 2004."}],"event":{"name":"MSP05: Memory Systems Performance Workshop","acronym":"MSP05","location":"Chicago Illinois"},"container-title":["Proceedings of the 2005 workshop on Memory system performance"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1111583.1111590","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1111583.1111590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:24Z","timestamp":1750262904000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1111583.1111590"}},"subtitle":["an intelligent memory system architecture"],"short-title":[],"issued":{"date-parts":[[2005,6,12]]},"references-count":22,"alternative-id":["10.1145\/1111583.1111590","10.1145\/1111583"],"URL":"https:\/\/doi.org\/10.1145\/1111583.1111590","relation":{},"subject":[],"published":{"date-parts":[[2005,6,12]]},"assertion":[{"value":"2005-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}