{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:57:58Z","timestamp":1750309078535,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2005,11,1]],"date-time":"2005-11-01T00:00:00Z","timestamp":1130803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2005,11]]},"abstract":"<jats:p>In the embedded domain, the gap between memory and processor performance and the increase in application complexity need to be supported without wasting precious system resources: die size, power, etc. For these reasons, effective exploitation of small and simple cache memories is of the utmost importance. However, programs running on such caches can experience serious inefficiencies due to cache conflicts.We present a new Cache-Aware Code Allocation Technique (CAT), which transforms the structure of programs so that their behavior toward memory can meet the locality features the cache is able to exploit. The proposed approach uses detailed information of program execution to place program areas into memory and employs the new idea of \u201clook-forward estimation\u201d that helps to seek better global layouts during the placement of each area. CAT-optimized programs outperform the original ones achieving the same miss rate on two times, and sometimes four times, smaller caches. Moreover, CAT improves the instruction miss rate by more than 40% if compared to the best procedure-reordering algorithm. CAT performances derive from the increased number of cache lines that support the execution of optimized applications and from a more balanced load on them.<\/jats:p>","DOI":"10.1145\/1113830.1113839","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T16:09:20Z","timestamp":1147104560000},"page":"934-965","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Optimizing instruction cache performance of embedded systems"],"prefix":"10.1145","volume":"4","author":[{"given":"S.","family":"Bartolini","sequence":"first","affiliation":[{"name":"University of Siena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. A.","family":"Prete","sequence":"additional","affiliation":[{"name":"University of Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Agarwal A. 1989. Analysis of Cache performance for Operating Systems and Multiprogramming Kluwer Academic Publ. Boston MA.   Agarwal A. 1989. Analysis of Cache performance for Operating Systems and Multiprogramming Kluwer Academic Publ. Boston MA.","DOI":"10.1007\/978-1-4613-1623-7"},{"key":"e_1_2_1_2_1","unstructured":"ARM Limited. 1998. \u201cARM Software Development Toolkit \u201d ARM JumpStart 3.5 Manuals.  ARM Limited. 1998. \u201cARM Software Development Toolkit \u201d ARM JumpStart 3.5 Manuals."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301633"},{"key":"e_1_2_1_5_1","unstructured":"GCC online documentation. 2004. http:\/\/gcc.gnu.org\/onlinedocs\/.  GCC online documentation. 2004. http:\/\/gcc.gnu.org\/onlinedocs\/."},{"volume-title":"Proceedings. of the 30th IEEE Annual International Symposium on Microarchitecture (Micro '97)","author":"Gloy N.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258931"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74953"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752658"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752657"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113452"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/181993.182001"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1999.752650"},{"volume-title":"Proceedings of SCIzzL-5, Santa Clara, CA (March). 63--69","author":"Milutinovic V.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752655"},{"key":"e_1_2_1_21_1","unstructured":"Papadimitriou C. H. Steiglitz K. 1998. Combinatorial optimization: algorithms and complexity. Mineola NY. Dover Publications Inc. ISBN 0-486-40258-4.   Papadimitriou C. H. Steiglitz K. 1998. Combinatorial optimization: algorithms and complexity. Mineola NY. Dover Publications Inc. ISBN 0-486-40258-4."},{"key":"e_1_2_1_22_1","unstructured":"Pentium 4 - IA-32 Intel\u00ae Architecture Optimization: Reference manual. Intel Corporation. http:\/\/developer.intel.com.  Pentium 4 - IA-32 Intel\u00ae Architecture Optimization: Reference manual. Intel Corporation. http:\/\/developer.intel.com."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2003.1184340"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.644292"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.612225"},{"key":"e_1_2_1_27_1","unstructured":"Puzak T. R. 1985. Analysis of cache replacement algorithms. PhD thesis. University of Massachussets Department of Electrical and Computer Engineering Boston MA.   Puzak T. R. 1985. Analysis of cache replacement algorithms. PhD thesis. University of Massachussets Department of Electrical and Computer Engineering Boston MA."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305178"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752652"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305158"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1977.233841"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/166962.166974"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752660"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.737683"},{"key":"e_1_2_1_36_1","unstructured":"VXWORKS Compiler Windriver. http:\/\/www.windriver.com\/support\/.  VXWORKS Compiler Windriver. http:\/\/www.windriver.com\/support\/."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1113830.1113839","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1113830.1113839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:23Z","timestamp":1750286603000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1113830.1113839"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,11]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,11]]}},"alternative-id":["10.1145\/1113830.1113839"],"URL":"https:\/\/doi.org\/10.1145\/1113830.1113839","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2005,11]]},"assertion":[{"value":"2005-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}