{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:09:10Z","timestamp":1763467750437,"version":"3.41.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2005,12]]},"abstract":"<jats:p>This paper looks at the power-performance implications of running parallel applications on chip multiprocessors (CMPs). First, we develop an analytical model that, for the first time, puts together parallel efficiency, granularity of parallelism, and voltage\/frequency scaling, to establish a formal connection with the power consumption and performance of a parallel code running on a CMP. We then conduct detailed simulations of parallel applications running on a detailed power-performance CMP model to confirm the analytical results and provide further insights. Both analytical and experimental models show that parallel computing can bring significant power savings and still meet a given performance target by choosing granularity and voltage\/frequency levels judiciously. The particular choice, however, is dependent on the application's parallel efficiency curve and the process technology utilized, which our model captures. Likewise, analytical model and experiments show the effect of a limited power budget on the application's scalability curve. In particular, we show that a limited power budget can cause a rapid performance degradation beyond a number of cores, even in the case of applications with excellent scalability properties. On the other hand, our experiments show that, when a limited power budget is in place, power-thrifty memory-bound applications may actually enjoy better scalability than more compute-intensive codes, even if the latter would exhibit higher scalability in a power-unconstrained scenario.<\/jats:p>","DOI":"10.1145\/1113841.1113844","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T16:09:20Z","timestamp":1147104560000},"page":"397-422","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":59,"title":["Power-performance considerations of parallel computing on chip multiprocessors"],"prefix":"10.1145","volume":"2","author":[{"given":"Jian","family":"Li","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 F.","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.45"},{"volume-title":"International Symposium on Computer Architecture","year":"2005","author":"Annavaram M.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1155\/2003\/401032"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"volume-title":"International Symposium on Computer Architecture","author":"Brooks D.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"volume-title":"Workshop on Temperature-Aware Computer Systems, M\u00fcnchen.","author":"Chaparro P.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","unstructured":"Compaq Computer Corporation. 1999. Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corp. Shrewsbury MA. Compaq Computer Corporation. 1999. Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corp. Shrewsbury MA."},{"key":"e_1_2_1_9_1","unstructured":"Culler D. E. and Singh J. P. 1999. . . . A Morgan Kaufmann. Culler D. E. and Singh J. P. 1999. Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann."},{"volume-title":"Workshop on Complexity-Effective Design, M\u00fcnchen.","author":"Donald J.","key":"e_1_2_1_10_1"},{"volume-title":"International Conference on Parallel Processing, Kaohsiung. 359--368","author":"Ekman M.","key":"e_1_2_1_11_1"},{"volume-title":"Workshop on Power Aware Computing Systems","author":"Elnozahy E. N.","key":"e_1_2_1_12_1"},{"volume-title":"USENIX Symposium on Internet Technologies and Systems","author":"Elnozahy E. N.","key":"e_1_2_1_13_1"},{"volume-title":"Workshop on Complexity-Effective Design, M\u00fcnchen.","author":"Ghiasi S.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"volume-title":"International Conference on Computer Design","author":"Grochowski E.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","first-page":"1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"5","author":"Gunther S.","year":"2001","journal-title":"Intel Technology Journal"},{"key":"e_1_2_1_18_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2003","edition":"3"},{"volume-title":"International Symposium on Low Power Electronics and Design","author":"Heo S.","key":"e_1_2_1_19_1"},{"volume-title":"International Conference on Parallel Architectures and Compilation Techniques, Barcelona. 199--210","author":"Huh J.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","unstructured":"Intel Corporation. 2004. Intel Pentium M Processor on 90nm Process with 2-MB L2 Cache Datasheet. Intel Corp. Hudson MA. Intel Corporation. 2004. Intel Pentium M Processor on 90nm Process with 2-MB L2 Cache Datasheet. Intel Corp. Hudson MA."},{"volume-title":"IEEE\/ACM Design Automation Conference","author":"Kadayif I.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Kadayif I. Kandemir M. Vijaykrishnan N. and Irwin M. J. 2004. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors. In Design Automation and Test in Europe Paris. 1158--1163. Kadayif I. Kandemir M. Vijaykrishnan N. and Irwin M. J. 2004. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors. In Design Automation and Test in Europe Paris. 1158--1163.","DOI":"10.1109\/DATE.2004.1269048"},{"volume-title":"International Conference on Compilers, Architecture, and Synthesis for Embedded Systems","author":"Kaxiras S.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","first-page":"12","article-title":"Leakage current: Moore's law meets static power","volume":"36","author":"Kim N. S.","year":"2003","journal-title":"IEEE Computer"},{"volume-title":"International Symposium on Microarchitecture","author":"Kumar R.","key":"e_1_2_1_26_1"},{"volume-title":"International Symposium on Computer Architecture, M\u00fcnchen. 64--75","author":"Kumar R.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009817804059"},{"volume-title":"International Symposium on High-Performance Computer Architecture, Madrid. 14--23","year":"2004","author":"Li J.","key":"e_1_2_1_29_1"},{"volume-title":"International Symposium on Low Power Electronics and Design","author":"Li Y.","key":"e_1_2_1_30_1"},{"volume-title":"International Symposium on High-Performance Computer Architecture","year":"2005","author":"Li Y.","key":"e_1_2_1_31_1"},{"volume-title":"International Workshop on Thermal Investigations of ICs and Systems, Madrid. (Keynote presentation).","author":"Majan R.","key":"e_1_2_1_32_1"},{"volume-title":"International Symposium on High-Performance Computer Architecture, Nuevo Leone. 85--96","author":"Moshovos A.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"e_1_2_1_35_1","unstructured":"Parhi K. K. 1999. VLSI Digital Signal Processing Systems. Wiley New York. Parhi K. K. 1999. VLSI Digital Signal Processing Systems. Wiley New York."},{"volume-title":"International Workshop on Compilers and Operating Systems for Low Power, Barcelona.","author":"Pinheiro E.","key":"e_1_2_1_36_1"},{"volume-title":"International Symposium on Performance Analysis of Systems and Software","author":"Rajamani K.","key":"e_1_2_1_37_1"},{"volume-title":"Workshop on Memory Performance Issues, G\u00f6teborg.","author":"Saldanha C.","key":"e_1_2_1_38_1"},{"volume-title":"International Conference on Supercomputing, Malo. 196--206","author":"Sasanka R.","key":"e_1_2_1_39_1"},{"volume-title":"International Conference on Computer Design","author":"Seng J. S.","key":"e_1_2_1_40_1"},{"volume-title":"Tech. Rep. CS-2003-08","year":"2003","author":"Skadron K.","key":"e_1_2_1_41_1"},{"key":"e_1_2_1_42_1","unstructured":"The ITRS Technology Working Groups. 2003. International Technology Roadmap for Semiconductors (ITRS). The ITRS Technology Working Groups. The ITRS Technology Working Groups. 2003. International Technology Roadmap for Semiconductors (ITRS). The ITRS Technology Working Groups."},{"volume-title":"Microprocessors: Bypass the power wall","year":"2004","author":"Weiser U.","key":"e_1_2_1_43_1"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"volume-title":"International Symposium on Computer Architecture. Santa Margherita Ligure, Italy. 24--36","author":"Woo S. C.","key":"e_1_2_1_45_1"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.46"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1113841.1113844","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1113841.1113844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:23Z","timestamp":1750286603000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1113841.1113844"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":46,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["10.1145\/1113841.1113844"],"URL":"https:\/\/doi.org\/10.1145\/1113841.1113844","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2005,12]]},"assertion":[{"value":"2005-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}