{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T01:08:40Z","timestamp":1760404120026,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117204","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"12-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["Embedded floating-point units in FPGAs"],"prefix":"10.1145","author":[{"given":"Michael J.","family":"Beauchamp","sequence":"first","affiliation":[{"name":"University of Washington"}]},{"given":"Scott","family":"Hauck","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Keith D.","family":"Underwood","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]},{"given":"K. Scott","family":"Hemmert","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025123.1025831"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.16"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046203"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 11th Reconfigurable Architectures Workshop (RAW)","author":"Govindu G.","year":"2004","unstructured":"G. Govindu , S. Choi , V. K. Prasanna , V. Daga , S. Gangadharpalli , and V. Sridhar . A high-performance and energy efficient architecture for floating-point based lu decomposition on fpgas . In Proceedings of the 11th Reconfigurable Architectures Workshop (RAW) , Santa Fe, NM , April 2004 . G. Govindu, S. Choi, V. K. Prasanna, V. Daga, S. Gangadharpalli, and V. Sridhar. A high-performance and energy efficient architecture for floating-point based lu decomposition on fpgas. In Proceedings of the 11th Reconfigurable Architectures Workshop (RAW), Santa Fe, NM, April 2004."},{"key":"e_1_3_2_1_5_1","volume-title":"NM","author":"Zhuo L.","year":"2004","unstructured":"L. Zhuo and V. K. Prasanna . Scalable and modular algorithms for floating-point matrix multiplication on fpgs. In 18 th International Parallel and Distributed Processing Symposium (IPDPS'04), Santa Fe , NM , April 2004 . L. Zhuo and V. K. Prasanna. Scalable and modular algorithms for floating-point matrix multiplication on fpgs. In 18 th International Parallel and Distributed Processing Symposium (IPDPS'04), Santa Fe, NM, April 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046202"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"e_1_3_2_1_8_1","volume-title":"The Institute of Electrical and Electronic Engineers","author":"Standards Board IEEE","year":"1985","unstructured":"IEEE Standards Board . IEEE standard for binary floating-point arithmetic. Technical Report ANSI\/IEEE Std. 754-1985 , The Institute of Electrical and Electronic Engineers , New York , 1985 . IEEE Standards Board. IEEE standard for binary floating-point arithmetic. Technical Report ANSI\/IEEE Std. 754-1985, The Institute of Electrical and Electronic Engineers, New York, 1985."},{"key":"e_1_3_2_1_9_1","volume-title":"Computer Arithmetic Algorithms, 2 nd Edition","author":"Koren I.","year":"2002","unstructured":"I. Koren , Computer Arithmetic Algorithms, 2 nd Edition , A.K. Peters, Ltd. Natick, MA 2002 . I. Koren, Computer Arithmetic Algorithms, 2 nd Edition, A.K. Peters, Ltd. Natick, MA 2002."},{"key":"e_1_3_2_1_10_1","volume-title":"Complete Data Sheet","author":"Pro II","year":"2005","unstructured":"Virtex- II Pro and Virtex- II Pro X Platform FPG As : Complete Data Sheet . June 2005 ( Rev 4.3), {cited Aug 2005}, http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds083.pdf. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet. June 2005 (Rev 4.3), {cited Aug 2005}, http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds083.pdf."},{"key":"e_1_3_2_1_11_1","unstructured":"Virtex-4 Family Overview. June 2005 (Rev 1.4) {cited Sept 2005} http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds112.pdf.  Virtex-4 Family Overview. June 2005 (Rev 1.4) {cited Sept 2005} http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds112.pdf."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"Betz V.","year":"1999","unstructured":"V. Betz and J. Rose . Architecture and CAD for Deep-Submicron FPGAs . Kluwer Academic Publishers , Boston, MA 1999 . V. Betz and J. Rose. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Boston, MA 1999."},{"key":"e_1_3_2_1_14_1","volume-title":"ASMBL Architecture. 2005 {cited","author":"Xilinx","year":"2005","unstructured":"Xilinx : ASMBL Architecture. 2005 {cited Sept 2005 }, http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex4\/overview\/ Xilinx: ASMBL Architecture. 2005 {cited Sept 2005}, http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex4\/overview\/"},{"key":"e_1_3_2_1_15_1","volume-title":"DC and Switching Characteristics","author":"Sheet Data","year":"2005","unstructured":"Virtex-4 Data Sheet : DC and Switching Characteristics . Aug 2005 ( Rev 1.9), {cited Sept 2005}, http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds302.pdf Virtex-4 Data Sheet: DC and Switching Characteristics. Aug 2005 (Rev 1.9), {cited Sept 2005}, http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds302.pdf"},{"key":"e_1_3_2_1_16_1","volume-title":"Complete Data Sheet","author":"As II","year":"2005","unstructured":"Virtex- II Platform FPG As : Complete Data Sheet . Mar 2005 ( Rev 3.4), {cited Aug 2005}, http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds031.pdf Virtex-II Platform FPGAs: Complete Data Sheet. Mar 2005 (Rev 3.4), {cited Aug 2005}, http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds031.pdf"},{"key":"e_1_3_2_1_17_1","unstructured":"MIPS Technologies Inc. 64-Bit Cores MIPS64 Family Features. 2005 {cited Jan 2005} http:\/\/www.mips.com\/content\/Products\/Cores\/64-BitCores.  MIPS Technologies Inc. 64-Bit Cores MIPS64 Family Features. 2005 {cited Jan 2005} http:\/\/www.mips.com\/content\/Products\/Cores\/64-BitCores."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054946"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/795658.795866"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA06"},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117204","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117204"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":19,"alternative-id":["10.1145\/1117201.1117204","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117204","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}