{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T19:16:10Z","timestamp":1773342970893,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117205","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"21-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":237,"title":["Measuring the gap between FPGAs and ASICs"],"prefix":"10.1145","author":[{"given":"Ian","family":"Kuon","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Corporation. Partnership with TSMC yields first silicon success on Altera's 90-nm low-k products June 2004. http:\/\/www.altera.com\/corporate\/news_room\/releases\/releases_archive\/2004\/products\/nr-tsmc_partnership.html  Altera Corporation. Partnership with TSMC yields first silicon success on Altera's 90-nm low-k products June 2004. http:\/\/www.altera.com\/corporate\/news_room\/releases\/releases_archive\/2004\/products\/nr-tsmc_partnership.html"},{"key":"e_1_3_2_1_2_1","unstructured":"Altera Corporation. Quartus II Development Software Handbook 5.0 edition May 2005.  Altera Corporation. Quartus II Development Software Handbook 5.0 edition May 2005."},{"key":"e_1_3_2_1_3_1","unstructured":"Altera Corporation. Stratix II Device Handbook 3.0 edition May 2005.  Altera Corporation. Stratix II Device Handbook 3.0 edition May 2005."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"S. D. Brown R. Franis J. Rose and Z. Vranesi. Field-programmable gate arrays KluwerAademi Publishers 1992.  S. D. Brown R. Franis J. Rose and Z. Vranesi. Field-programmable gate arrays KluwerAademi Publishers 1992.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"e_1_3_2_1_5_1","unstructured":"Cadence. Encounter Design Flow Guide and Tutorial Product Version 3.3.1 February 2004.  Cadence. Encounter Design Flow Guide and Tutorial Product Version 3.3.1 February 2004."},{"key":"e_1_3_2_1_6_1","unstructured":"Cadence Design Systems. TSMC Standard Cell Libraries 2003. Available online at http:\/\/www.cadence.com\/partners\/tsmc\/SC_Brochure_9.pdf  Cadence Design Systems. TSMC Standard Cell Libraries 2003. Available online at http:\/\/www.cadence.com\/partners\/tsmc\/SC_Brochure_9.pdf"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065652"},{"key":"e_1_3_2_1_8_1","unstructured":"D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design KluwerAademi Publishers 2002.  D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design KluwerAademi Publishers 2002."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065651"},{"key":"e_1_3_2_1_10_1","unstructured":"R. Cliff. Altera Corporation. Private Communication.  R. Cliff. Altera Corporation. Private Communication."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1035"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337604"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313908"},{"key":"e_1_3_2_1_14_1","volume-title":"USA","author":"Jiang W.","year":"2002"},{"key":"e_1_3_2_1_15_1","first-page":"228","volume-title":"IEEE 1986 CICC","author":"Jones H. S.","year":"1986"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046220"},{"key":"e_1_3_2_1_17_1","unstructured":"Lattice Semiconductor Corporation. LatticeECP\/EC Family Data Sheet May 2005. Version 01.6.  Lattice Semiconductor Corporation. LatticeECP\/EC Family Data Sheet May 2005. Version 01.6."},{"key":"e_1_3_2_1_18_1","unstructured":"LSI Logic. RapidChip Platform ASIC 2005. http:\/\/www.lsilogic.com\/products\/rapidchip_platform_asic\/index.html  LSI Logic. RapidChip Platform ASIC 2005. http:\/\/www.lsilogic.com\/products\/rapidchip_platform_asic\/index.html"},{"key":"e_1_3_2_1_19_1","unstructured":"NEC Electronics. ISSP (Structured ASIC) 2005. http:\/\/www.necel.com\/issp\/english\/.  NEC Electronics. ISSP (Structured ASIC) 2005. http:\/\/www.necel.com\/issp\/english\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611842"},{"key":"e_1_3_2_1_21_1","unstructured":"M. J. S. Smith. Application-Specific Integrated Circuits Addison-Wesley 1997.  M. J. S. Smith. Application-Specific Integrated Circuits Addison-Wesley 1997."},{"key":"e_1_3_2_1_22_1","unstructured":"STMicroelectronics. 90nm CMOS090 Design Platform 2005. http:\/\/www.st.com\/stonline\/prodpres\/dedicate\/soc\/asic\/90plat.htm  STMicroelectronics. 90nm CMOS090 Design Platform 2005. http:\/\/www.st.com\/stonline\/prodpres\/dedicate\/soc\/asic\/90plat.htm"},{"key":"e_1_3_2_1_23_1","unstructured":"Synopsys. Design Compiler Reference Manual: Constraints and Timing version v-2004.06 edition June 2004.  Synopsys. Design Compiler Reference Manual: Constraints and Timing version v-2004.06 edition June 2004."},{"key":"e_1_3_2_1_24_1","unstructured":"Synopsys. Design Compiler User Guide version v-2004.06 edition June 2004.  Synopsys. Design Compiler User Guide version v-2004.06 edition June 2004."},{"key":"e_1_3_2_1_25_1","unstructured":"Toshiba Corporation. 90nm (Ldrawn=70nm) CMOS ASIC TC300 Family BCE0012A 2003. Available online at http:\/\/www.semicon.toshiba.co.jp\/eng\/prd\/asic\/doc\/pdf\/bce0012a.pdf  Toshiba Corporation. 90nm (Ldrawn=70nm) CMOS ASIC TC300 Family BCE0012A 2003. Available online at http:\/\/www.semicon.toshiba.co.jp\/eng\/prd\/asic\/doc\/pdf\/bce0012a.pdf"},{"key":"e_1_3_2_1_26_1","unstructured":"N. H. E. Weste and D. Harris. CMOS VLSI Design A Circuits and Systems Perspective Pearson Addison-Wesley 2005.   N. H. E. Weste and D. Harris. CMOS VLSI Design A Circuits and Systems Perspective Pearson Addison-Wesley 2005."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841038"},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx. Virtex-4 Family Overview 1.4 edition June 2005.  Xilinx. Virtex-4 Family Overview 1.4 edition June 2005."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809660"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774600"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA06","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117205","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117205"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":30,"alternative-id":["10.1145\/1117201.1117205","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117205","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}