{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:37Z","timestamp":1750308157085,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117207","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"33-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Optimality study of logic synthesis for LUT-based FPGAs"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Kirill","family":"Minkovich","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"383","volume-title":"International Workshop on Logic and Synthesis","author":"Brayton R.","year":"2005"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065693"},{"key":"e_1_3_2_1_3_1","unstructured":"S. Brown V. Manohararajah and Z. Vranesic \"Heuristics for Area Minimization in LUT Based FPGA Technology Mapping \" International Workshop on Logic and Synthesis 2004.  S. Brown V. Manohararajah and Z. Vranesic \"Heuristics for Area Minimization in LUT Based FPGA Technology Mapping \" International Workshop on Logic and Synthesis 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009906"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119914"},{"key":"e_1_3_2_1_7_1","first-page":"752","article-title":"DAOmap: A Depth-Optimal Area Optimization Mapping Algorithm for FPGA Designs","author":"Chen D.","year":"2004","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.156154"},{"volume-title":"International Conference on Computer Aided Design","year":"1993","author":"Cong J.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233540"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201322"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981083"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228390"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009932"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640021"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382676"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127670"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981071"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055180"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127672"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240657"},{"key":"e_1_3_2_1_24_1","unstructured":"I. Markov and J. A. Roy \"On Sub-optimality and Scalability of Logic Synthesis Tools \" International Workshop on Logic and Synthesis May 2003.  I. Markov and J. A. Roy \"On Sub-optimality and Scalability of Logic Synthesis Tools \" International Workshop on Logic and Synthesis May 2003."},{"volume-title":"Proc. International Conference on Computer Aided Design","year":"1991","author":"Murgai R.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055184"},{"key":"e_1_3_2_1_27_1","unstructured":"P. Sawkar and D. Thomas \"Technology Mapping for Table-Look-Up Based Field Programmable Gate Arrays \" ACM\/SIGDA Workshop on Field Programmable Gate Arrays Feb. 1992.  P. Sawkar and D. Thomas \"Technology Mapping for Table-Look-Up Based Field Programmable Gate Arrays \" ACM\/SIGDA Workshop on Field Programmable Gate Arrays Feb. 1992."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981072"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127675"},{"volume-title":"International Conference on Computer Aided Design","year":"1994","author":"Wong Yang","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","unstructured":"Berkeley Logic Synthesis and Verification Group \"ABC: A System for Sequential Synthesis and Verification \" http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  Berkeley Logic Synthesis and Verification Group \"ABC: A System for Sequential Synthesis and Verification \" http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"e_1_3_2_1_33_1","unstructured":"Altera Inc. Quartus 5.0 http:\/\/www.altera.com\/.  Altera Inc. Quartus 5.0 http:\/\/www.altera.com\/."},{"key":"e_1_3_2_1_34_1","unstructured":"Xilinx Corporation ISE Logic Design Tools 7.1i http:\/\/www.xilinx.com\/.  Xilinx Corporation ISE Logic Design Tools 7.1i http:\/\/www.xilinx.com\/."},{"key":"e_1_3_2_1_35_1","unstructured":"UCLA Optimality Study Project http:\/\/cadlab.cs.ucla.edu\/~pubbench\/  UCLA Optimality Study Project http:\/\/cadlab.cs.ucla.edu\/~pubbench\/"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA06"},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":34,"alternative-id":["10.1145\/1117201.1117207","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117207","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}