{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:47:59Z","timestamp":1776955679372,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117208","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"41-49","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["Improvements to technology mapping for LUT-based FPGAs"],"prefix":"10.1145","author":[{"given":"Alan","family":"Mishchenko","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA"}]},{"given":"Satrajit","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129675"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360298"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.285741"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"e_1_3_2_1_8_1","unstructured":"J. Cong etal RASP: FPGA\/CPLD Technology Mapping and Synthesis Package. http:\/\/ballade.cs.ucla.edu\/software_release\/rasp\/htdocs\/  J. Cong et al RASP: FPGA\/CPLD Technology Mapping and Synthesis Package. http:\/\/ballade.cs.ucla.edu\/software_release\/rasp\/htdocs\/"},{"key":"e_1_3_2_1_9_1","volume-title":"SAT'05","author":"E\u00e9n N.","unstructured":"N. E\u00e9n , A. Biere \"Effective preprocessing in SAT through variable and clause elimination,\" Proc . SAT'05 . N. E\u00e9n, A. Biere \"Effective preprocessing in SAT through variable and clause elimination,\" Proc. SAT'05."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"e_1_3_2_1_11_1","unstructured":"IWLS 2005 Benchmarks. http:\/\/iwls.org\/iwls2005\/benchmarks.html  IWLS 2005 Benchmarks. http:\/\/iwls.org\/iwls2005\/benchmarks.html"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044121"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775947"},{"key":"e_1_3_2_1_16_1","first-page":"14","volume-title":"IWLS'04","author":"V.","unstructured":"V. Manohara-rajah, S. D. Brown , Z. G. Vranesic , \"Heuristics for area minimization in LUT-based FPGA technology mapping,\" Proc . IWLS'04 , pp. 14 -- 21 . V. Manohara-rajah, S. D. Brown, Z. G. Vranesic, \"Heuristics for area minimization in LUT-based FPGA technology mapping,\" Proc. IWLS'04, pp. 14--21."},{"key":"e_1_3_2_1_18_1","first-page":"383","volume-title":"IWLS'05","author":"Mishchenko A.","year":"2005","unstructured":"A. Mishchenko , S. Chatterjee , R. Brayton , and M. Ciesielski , \" An integrated technology mapping environment,\" Proc . IWLS'05 , pp. 383 -- 390 . http:\/\/www.eecs.berkeley.edu\/~alanmi\/publications\/ 2005 \/ iwls05_env.pdf A. Mishchenko, S. Chatterjee, R. Brayton, and M. Ciesielski, \"An integrated technology mapping environment,\" Proc. IWLS'05, pp. 383--390. http:\/\/www.eecs.berkeley.edu\/~alanmi\/publications\/2005\/ iwls05_env.pdf"},{"key":"e_1_3_2_1_19_1","first-page":"383","volume-title":"Proc. IWLS'05","author":"Mishchenko A.","year":"2006","unstructured":"A. Mishchenko , S. Chatterjee , R. Brayton , and P. Pan , \" Integrating logic synthesis, technology mapping, and retiming \", Proc. IWLS'05 , pp. 383 -- 390 . Also, submitted to DAC '06. http:\/\/www.eecs.berkeley. edu\/~alanmi\/publications\/ 2006 \/dac06_int.pdf A. Mishchenko, S. Chatterjee, R. Brayton, and P. Pan, \"Integrating logic synthesis, technology mapping, and retiming\", Proc. IWLS'05, pp. 383--390. Also, submitted to DAC '06. http:\/\/www.eecs.berkeley. edu\/~alanmi\/publications\/2006\/dac06_int.pdf"},{"key":"e_1_3_2_1_20_1","unstructured":"MVSIS Group. MVSIS: Multi-Valued Logic Synthesis System. UC Berkeley. http:\/\/www?cad.eecs.berkeley.edu\/mvsis\/  MVSIS Group. MVSIS: Multi-Valued Logic Synthesis System. UC Berkeley. http:\/\/www?cad.eecs.berkeley.edu\/mvsis\/"},{"key":"e_1_3_2_1_21_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 50905. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 50905. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382676"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA06","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117208","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":22,"alternative-id":["10.1145\/1117201.1117208","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117208","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}