{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:36Z","timestamp":1750308156823,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117215","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"93-100","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Yield enhancements of design-specific FPGAs"],"prefix":"10.1145","author":[{"given":"Nicola","family":"Campregher","sequence":"first","affiliation":[{"name":"Imperial College London, UK"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College London, UK"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, UK"}]},{"given":"Milan","family":"Vasilko","sequence":"additional","affiliation":[{"name":"Bournemouth University, UK"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Corp. Hardcopy 2 Datasheet. 2005.  Altera Corp. Hardcopy 2 Datasheet. 2005."},{"key":"e_1_3_2_1_2_1","volume-title":"EasyPath Devices Datasheet","author":"Xilinx Inc.","year":"2005","unstructured":"Xilinx Inc. EasyPath Devices Datasheet . 2005 . Xilinx Inc. EasyPath Devices Datasheet. 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515756"},{"key":"e_1_3_2_1_5_1","first-page":"255","volume-title":"Proceedings of FPL","author":"Yu A.J.","year":"2005","unstructured":"A.J. Yu and G.G.F. Lemieux . Defect Tolerant FPGA Switch Block and Connection Block with Fine-grain Redundancy for Yield Enhancement . In Proceedings of FPL 2005 . 15th International Conference on Field Programmable Logic and Applications, pages 255 -- 262 , Tampere, Finland , 2005. A.J. Yu and G.G.F. Lemieux. Defect Tolerant FPGA Switch Block and Connection Block with Fine-grain Redundancy for Yield Enhancement. In Proceedings of FPL 2005. 15th International Conference on Field Programmable Logic and Applications, pages 255--262, Tampere, Finland, 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"},{"key":"e_1_3_2_1_7_1","first-page":"3","volume-title":"The Hot Decade of Feld Programmable Technologies. 2002 IEEE International Conference on Field-Programmable Technology (FPT)","author":"Makimoto T.","year":"2002","unstructured":"T. Makimoto . The Hot Decade of Feld Programmable Technologies. 2002 IEEE International Conference on Field-Programmable Technology (FPT) , pages 3 -- 6 , 2002 . T. Makimoto. The Hot Decade of Feld Programmable Technologies. 2002 IEEE International Conference on Field-Programmable Technology (FPT), pages 3--6, 2002."},{"key":"e_1_3_2_1_8_1","volume-title":"Introduction to Semiconductor Device Yield Modeling","author":"Ferris-Prabhu A. V.","year":"1992","unstructured":"A. V. Ferris-Prabhu . Introduction to Semiconductor Device Yield Modeling . Artech House materials science library. Artech House , Boston, 1992 . A. V. Ferris-Prabhu. Introduction to Semiconductor Device Yield Modeling. Artech House materials science library. Artech House, Boston, 1992."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.806118"},{"key":"e_1_3_2_1_10_1","volume-title":"The international roadmap for semiconductor","author":"Semiconductor Industry Association","year":"2004","unstructured":"Semiconductor Industry Association . The international roadmap for semiconductor , 2004 . Semiconductor Industry Association. The international roadmap for semiconductor, 2004."},{"key":"e_1_3_2_1_11_1","volume-title":"Placement and Routing Tool for FPGA Research. Field-programmable Logic and Applications. 7th International Workshop, FPL'97","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose . Vpr: a New Packing , Placement and Routing Tool for FPGA Research. Field-programmable Logic and Applications. 7th International Workshop, FPL'97 . Proceedings, pages 213--22 , 1997 . V. Betz and J. Rose. Vpr: a New Packing, Placement and Routing Tool for FPGA Research. Field-programmable Logic and Applications. 7th International Workshop, FPL'97. Proceedings, pages 213--22, 1997."},{"key":"e_1_3_2_1_12_1","volume-title":"University of British Columbia. Private Communication","author":"Steve Wilton Dr.","year":"2005","unstructured":"Dr. Steve Wilton , University of British Columbia. Private Communication . July 2005 . Dr. Steve Wilton, University of British Columbia. Private Communication. July 2005."},{"key":"e_1_3_2_1_13_1","volume-title":"University of British Columbia. Private Communication","author":"Isreal Professor Robert","year":"2005","unstructured":"Professor Robert Isreal , University of British Columbia. Private Communication . June 2005 . Professor Robert Isreal, University of British Columbia. Private Communication. June 2005."},{"key":"e_1_3_2_1_14_1","volume-title":"Logic Synthesis and Optimization Benchmarks, version 3.0","author":"Yang S.","year":"1991","unstructured":"S. Yang . Logic Synthesis and Optimization Benchmarks, version 3.0 . Microelectronics Centre of North Carolina , 1991 . S. Yang. Logic Synthesis and Optimization Benchmarks, version 3.0. Microelectronics Centre of North Carolina, 1991."}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA06"},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117215","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117215"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":14,"alternative-id":["10.1145\/1117201.1117215","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117215","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}