{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:06:27Z","timestamp":1775837187483,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117216","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"101-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["FPGA clock network architecture"],"prefix":"10.1145","author":[{"given":"Julien","family":"Lamoureux","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, B.C., Canada"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, B.C., Canada"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"McGraw-Hill","author":"Hodges D.A.","year":"2004"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196362"},{"key":"e_1_3_2_1_3_1","unstructured":"Altera Stratix II Device Handbook Vol. 1 Chapter 2: Strattix II Architecture March 2005.  Altera Stratix II Device Handbook Vol. 1 Chapter 2: Strattix II Architecture March 2005."},{"key":"e_1_3_2_1_4_1","unstructured":"Actel ProASIC3 Flash Family FPGAs Device Architecture July 2005.  Actel ProASIC3 Flash Family FPGAs Device Architecture July 2005."},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx Vertex-II Pro and Vertex-II Pro X Platform FPGAs: Complete Data Sheet March 2005.  Xilinx Vertex-II Pro and Vertex-II Pro X Platform FPGAs: Complete Data Sheet March 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313920"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675941"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA06","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117216","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117216"}},"subtitle":["flexibility vs. area and power"],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":10,"alternative-id":["10.1145\/1117201.1117216","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117216","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}