{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T10:35:48Z","timestamp":1759228548718,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117221","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"131-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":82,"title":["A reconfigurable architecture for hybrid CMOS\/Nanodevice circuits"],"prefix":"10.1145","author":[{"given":"Dmitri B.","family":"Strukov","sequence":"first","affiliation":[{"name":"Stony Brook University, Stony Brook, NY"}]},{"given":"Konstantin K.","family":"Likharev","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors. 2003 Edition 2004 Update. Available online at http:\/\/public.itrs.net\/.  International Technology Roadmap for Semiconductors. 2003 Edition 2004 Update. Available online at http:\/\/public.itrs.net\/."},{"key":"e_1_3_2_1_2_1","unstructured":"FPGA place-and-route challenge. 1999. Available online at http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html\/.  FPGA place-and-route challenge. 1999. Available online at http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"V. Betz J. Rose and A. Marquardt. Architecture and CAD for deep-submicron FPGAs. Kluwer Int. Series in Eng. and Comp. Science 497. Kluwer Academic Boston; London 1999.   V. Betz J. Rose and A. Marquardt. Architecture and CAD for deep-submicron FPGAs. Kluwer Int. Series in Eng. and Comp. Science 497. Kluwer Academic Boston; London 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.475968"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.673630"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046210"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129656"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2001.939020"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379262"},{"volume-title":"Proc. of 19th Conf. on Advanced Research in VLSI","year":"2001","author":"Heo S.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"F. K. Hwang D. S. Richards and P. Winter. The Steiner tree problem. Annals of discrete mathematics; 53. North-Holland Amsterdam; London 1992.  F. K. Hwang D. S. Richards and P. Winter. The Steiner tree problem. Annals of discrete mathematics; 53. North-Holland Amsterdam; London 1992."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican1105-72"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1823026"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11494669_55"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1196\/annals.1292.010"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-044451494-3\/50002-0"},{"key":"e_1_3_2_1_21_1","first-page":"447","volume-title":"Introducing Molecular Electronics","author":"Likharev K. K.","year":"2005"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/17\/1\/015"},{"key":"e_1_3_2_1_23_1","unstructured":"C. Mead and L. Conway. Introduction to VLSI systems. Addison-Wesley Reading MA; London 1980.   C. Mead and L. Conway. Introduction to VLSI systems. Addison-Wesley Reading MA; London 1980."},{"key":"e_1_3_2_1_24_1","unstructured":"J. M. Rabaey A. P. Chandrakasan and B. Nikolic. Digital integrated circuits: A design perspective. Pearson Education Upper Saddle River NJ 2nd edition 2003.   J. M. Rabaey A. P. Chandrakasan and B. Nikolic. Digital integrated circuits: A design perspective. Pearson Education Upper Saddle River NJ 2nd edition 2003."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01758762"},{"key":"e_1_3_2_1_26_1","unstructured":"E. M. Sentovich K. J. Singh L. Lavagno C. Moon R. Murgai A. Saldanha H. Savoj P. R. Stephan R. K. Brayton and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report 1992.  E. M. Sentovich K. J. Singh L. Lavagno C. Moon R. Murgai A. Saldanha H. Savoj P. R. Stephan R. K. Brayton and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report 1992."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"e_1_3_2_1_29_1","unstructured":"D. B. Strukov and K. K. Likharev. Architectures for defect-tolerant CMOL memories. Paper in preparation 2006.  D. B. Strukov and K. K. Likharev. Architectures for defect-tolerant CMOL memories. Paper in preparation 2006."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/1\/028"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065770"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"J. Tour. Molecular Electronics. World Scientific Singapore 2003.  J. Tour. Molecular Electronics. World Scientific Singapore 2003.","DOI":"10.1142\/5194"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.v32:5"},{"volume-title":"Preprint","year":"2005","author":"Zhitenev N.","key":"e_1_3_2_1_35_1"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA06"},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117221","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:54Z","timestamp":1750263534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117221"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":35,"alternative-id":["10.1145\/1117201.1117221","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117221","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}