{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:45Z","timestamp":1759147365993,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117229","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"189-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Power-aware RAM mapping for FPGA embedded memory blocks"],"prefix":"10.1145","author":[{"given":"Russell","family":"Tessier","sequence":"first","affiliation":[{"name":"University of Massachusetts"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"Altera Toronto Technology Centre, Toronto, ON, Canada"}]},{"given":"David","family":"Neto","sequence":"additional","affiliation":[{"name":"Altera Toronto Technology Centre, Toronto, ON, Canada"}]},{"given":"Thiagaraja","family":"Gopalsamy","sequence":"additional","affiliation":[{"name":"Altera Corporation, San Jose, CA"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume":"7","author":"Altera Corp. Quartus II Handbook","year":"2005","unstructured":"Altera Corp. Quartus II Handbook , Chapter 7 , vol. 1 , July 2005 . Altera Corp. Quartus II Handbook, Chapter 7, vol. 1, July 2005.","journal-title":"Chapter"},{"key":"e_1_3_2_1_2_1","volume-title":"Stratix II Device Handbook","author":"Altera Corp.","year":"2005","unstructured":"Altera Corp. Stratix II Device Handbook , vol. 2 , July 2005 . Altera Corp. Stratix II Device Handbook, vol. 2, July 2005."},{"key":"e_1_3_2_1_3_1","volume-title":"Stratix Device Handbook","author":"Altera Corp.","year":"2005","unstructured":"Altera Corp. Stratix Device Handbook , vol. 1 , July 2005 . Altera Corp. Stratix Device Handbook, vol. 1, July 2005."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/224270.224300"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344518"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581245"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217503"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266192"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647926.739227"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009965"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/554878.825088"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946492"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.703919"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564033"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/252493.252635"},{"key":"e_1_3_2_1_17_1","volume-title":"July","author":"Xilinx Corp.","year":"2005","unstructured":"Xilinx Corp. Virtex-4 User's Guide , July 2005 . Xilinx Corp. Virtex-4 User's Guide, July 2005."},{"key":"e_1_3_2_1_18_1","volume-title":"March","author":"Xilinx Corp.","year":"2005","unstructured":"Xilinx Corp. Virtex II Platform FPGAs: Complete Data Sheet , March 2005 . Xilinx Corp. Virtex II Platform FPGAs: Complete Data Sheet, March 2005."}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA06"},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117229","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:55Z","timestamp":1750263535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117229"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":17,"alternative-id":["10.1145\/1117201.1117229","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117229","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}