{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:53:15Z","timestamp":1761580395871,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T00:00:00Z","timestamp":1140566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,2,22]]},"DOI":"10.1145\/1117201.1117231","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"201-210","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Application-specific customization of soft processor microarchitecture"],"prefix":"10.1145","author":[{"given":"Peter","family":"Yiannacouras","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, Canada"}]},{"given":"J. Gregory","family":"Steffan","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Canada"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Canada"}]}],"member":"320","published-online":{"date-parts":[[2006,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARCtangent. http:\/\/www.arc.com.  ARCtangent. http:\/\/www.arc.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Dhrystone 2.1. http:\/\/www.freescale.com.  Dhrystone 2.1. http:\/\/www.freescale.com."},{"key":"e_1_3_2_1_3_1","unstructured":"MicroBlaze. http:\/\/www.xilinx.com\/microblaze.  MicroBlaze. http:\/\/www.xilinx.com\/microblaze."},{"key":"e_1_3_2_1_4_1","unstructured":"Nios II. http:\/\/www.altera.com\/roducts\/ip\/rocessors\/nios2.  Nios II. http:\/\/www.altera.com\/roducts\/ip\/rocessors\/nios2."},{"key":"e_1_3_2_1_5_1","unstructured":"RATES - A Reconfigurable Architecture TEsting Suite. http:\/\/www.eecg.utoronto.ca\/~lesley\/benchmarks\/rates\/.  RATES - A Reconfigurable Architecture TEsting Suite. http:\/\/www.eecg.utoronto.ca\/~lesley\/benchmarks\/rates\/."},{"key":"e_1_3_2_1_6_1","unstructured":"Stretch. http:\/\/www.stretchinc.com.  Stretch. http:\/\/www.stretchinc.com."},{"key":"e_1_3_2_1_7_1","unstructured":"XiRisc. http:\/\/www.micro.deis.unibo.it\/~campi\/XiRisc\/.  XiRisc. http:\/\/www.micro.deis.unibo.it\/~campi\/XiRisc\/."},{"key":"e_1_3_2_1_8_1","unstructured":"Xtensa. http:\/\/www.tensilica.com.  Xtensa. http:\/\/www.tensilica.com."},{"key":"e_1_3_2_1_9_1","unstructured":"R. Cliff. Altera Corporation. Private Comm 2005.  R. Cliff. Altera Corporation. Private Comm 2005."},{"volume-title":"CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools. In International Conference on Field Programmable Logic (FPL)","year":"2005","author":"Dimond R.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_12_1","unstructured":"M. Itoh S. Higaki J. Sato A. Shiomi Y. Takeuchi A. Kitajima and M. Imai. PEAS-III: An ASIP Design Environment September 2000.  M. Itoh S. Higaki J. Sato A. Shiomi Y. Takeuchi A. Kitajima and M. Imai. PEAS-III: An ASIP Design Environment September 2000."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611821"},{"volume-title":"Processor for Programmable Logic. In International Symposium on System-on-Chip","year":"2004","author":"Metzgen P.","key":"e_1_3_2_1_14_1"},{"volume-title":"VLSI Design ages 921--926","year":"2004","author":"Mishra P.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","unstructured":"K. Morris. Embedded Dilemma. http:\/\/www.fpgajournal.com\/articles\/embedded.htm November 2003.  K. Morris. Embedded Dilemma. http:\/\/www.fpgajournal.com\/articles\/embedded.htm November 2003."},{"key":"e_1_3_2_1_17_1","unstructured":"J. Turley. Survey: Who uses custom chips. Embedded Systems Programming August 2005.  J. Turley. Survey: Who uses custom chips. Embedded Systems Programming August 2005."},{"key":"e_1_3_2_1_18_1","unstructured":"P. Yiannacouras. SPREE. http:\/\/www.eecg.utoronto.ca\/~yiannac\/SPREE\/.  P. Yiannacouras. SPREE. http:\/\/www.eecg.utoronto.ca\/~yiannac\/SPREE\/."},{"volume-title":"University of Toronto","year":"2005","author":"Yiannacouras P.","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086325"}],"event":{"name":"FPGA06: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA06"},"container-title":["Proceedings of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117231","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117201.1117231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:55Z","timestamp":1750263535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117201.1117231"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2,22]]},"references-count":20,"alternative-id":["10.1145\/1117201.1117231","10.1145\/1117201"],"URL":"https:\/\/doi.org\/10.1145\/1117201.1117231","relation":{},"subject":[],"published":{"date-parts":[[2006,2,22]]},"assertion":[{"value":"2006-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}