{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:36Z","timestamp":1750308156991,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,3,4]],"date-time":"2006-03-04T00:00:00Z","timestamp":1141430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,3,4]]},"DOI":"10.1145\/1117278.1117289","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"41-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Post-placement interconnect entropy"],"prefix":"10.1145","author":[{"given":"Wenyi","family":"Feng","sequence":"first","affiliation":[{"name":"Actel Corporation, Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan W.","family":"Greene","sequence":"additional","affiliation":[{"name":"Actel Corporation, Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.actel.com\/products\/  http:\/\/www.actel.com\/products\/"},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.altera.com\/products\/  http:\/\/www.altera.com\/products\/"},{"key":"e_1_3_2_1_3_1","unstructured":"http:\/\/www.latticesemi.com\/products\/  http:\/\/www.latticesemi.com\/products\/"},{"key":"e_1_3_2_1_4_1","unstructured":"http:\/\/www.xilinx.com\/products\/  http:\/\/www.xilinx.com\/products\/"},{"key":"e_1_3_2_1_5_1","first-page":"253","volume-title":"Three-dimensional FPGAs. Proceedings of the IEEE International ASIC Conference","author":"Alexander M.","year":"1995"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/129837"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.661219"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228381"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368870"},{"key":"e_1_3_2_1_11_1","first-page":"26","article-title":"Placement and average interconnection lengths of computer logic","author":"Donath W.E.","year":"1979","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0152"},{"key":"e_1_3_2_1_13_1","first-page":"20","article-title":"On a pin versus block relationship for partitions of logic graphs","author":"Landman B.S.","year":"1971","journal-title":"IEEE Trans. On Computers."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655178"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/994706"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e88-d.4.775"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639936"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611841"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_40"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01338.x"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8499-9"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368679"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.206318"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368665"}],"event":{"name":"SLIP06: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Munich Germany","acronym":"SLIP06"},"container-title":["Proceedings of the 2006 international workshop on System-level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117278.1117289","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1117278.1117289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:55Z","timestamp":1750263535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1117278.1117289"}},"subtitle":["how many configuration bits does a programmable logic device need?"],"short-title":[],"issued":{"date-parts":[[2006,3,4]]},"references-count":25,"alternative-id":["10.1145\/1117278.1117289","10.1145\/1117278"],"URL":"https:\/\/doi.org\/10.1145\/1117278.1117289","relation":{},"subject":[],"published":{"date-parts":[[2006,3,4]]},"assertion":[{"value":"2006-03-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}