{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:48Z","timestamp":1750308048961,"version":"3.41.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2006,1]]},"abstract":"<jats:p>Energy-efficient embedded systems rely on domain-specific coprocessors for dedicated tasks such as baseband processing, video coding, or encryption. We present a language and design environment called GEZEL that can be used for the design, verification and implementation of such coprocessor-based systems.The GEZEL environment creates a platform simulator by combining a hardware simulation kernel with one or more instruction-set simulators. The hardware part of the platform is programmed in GEZEL, a deterministic, cycle-true and implementation-oriented hardware description language. GEZEL designs are scripted, allowing the hardware configuration of the platform simulator to be changed quickly without going through lengthy recompiles. For this reason, we call the environment interactive. We present the execution ladder as an optimization framework to balance interactivity against simulation speed.We demonstrate our approach using several designs including an AES encryption coprocessor and a Viterbi decoding coprocessor. We discuss the advantages of our approach as opposed to more conventional approaches using SystemC and Verilog\/VHDL.<\/jats:p>","DOI":"10.1145\/1124713.1124719","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T16:09:20Z","timestamp":1147104560000},"page":"70-87","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["An interactive codesign environment for domain-specific coprocessors"],"prefix":"10.1145","volume":"11","author":[{"given":"Patrick","family":"Schaumont","sequence":"first","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doris","family":"Ching","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, and Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,1]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 28th Design Automation Conference","author":"Au W.","year":"1991","unstructured":"Au , W. 1991 . Automatic generation of compiled simulations through program specialization . In Proceedings of the 28th Design Automation Conference ( San Francisco, CA, June). ACM, New York, 205--210. 10.1145\/127601.127665 Au, W. 1991. Automatic generation of compiled simulations through program specialization. In Proceedings of the 28th Design Automation Conference (San Francisco, CA, June). ACM, New York, 205--210. 10.1145\/127601.127665"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS","author":"Ching D.","year":"2004","unstructured":"Ching , D. , Schaumont , P. , and Verbauwhede , I . 2004. Integrated modelling and generation of a reconfigurable network-on-chip . In Proceedings of the 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2004 ). IEEE Computer Society Press, Los Alamitos, CA, 139. Ching, D., Schaumont, P., and Verbauwhede, I. 2004. Integrated modelling and generation of a reconfigurable network-on-chip. In Proceedings of the 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2004). IEEE Computer Society Press, Los Alamitos, CA, 139."},{"volume-title":"Proceedings of the 12th International Symposium on Field Programmable Gate Arrays. 183--189","author":"Cong J.","key":"e_1_2_1_3_1","unstructured":"Cong , J. , Fan , Y. , Han , G. , and Zhang , Z . 2004. Application-specific instruction generation for configurable processor architectures . In Proceedings of the 12th International Symposium on Field Programmable Gate Arrays. 183--189 . 10.1145\/968280.968307 Cong, J., Fan, Y., Han, G., and Zhang, Z. 2004. Application-specific instruction generation for configurable processor architectures. In Proceedings of the 12th International Symposium on Field Programmable Gate Arrays. 183--189. 10.1145\/968280.968307"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society Press","author":"Devane C.","year":"1997","unstructured":"Devane , C. 1997 . Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits . In Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society Press , Los Alamitos, CA, 154--161. Devane, C. 1997. Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits. In Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society Press, Los Alamitos, CA, 154--161."},{"volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli G.","key":"e_1_2_1_5_1","unstructured":"De Micheli , G. 1994. Synthesis and Optimization of Digital Circuits . McGraw-Hill Science and Engineering , New York . De Micheli, G. 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill Science and Engineering, New York."},{"key":"e_1_2_1_6_1","unstructured":"De Micheli G. Ernst R. and Wolf W. 2001. Readings in Hardware\/Software Codesign. The Morgan-Kaufmann Systems on Silicon Series Elsevier Norwell MA.   De Micheli G. Ernst R. and Wolf W. 2001. Readings in Hardware\/Software Codesign. The Morgan-Kaufmann Systems on Silicon Series Elsevier Norwell MA."},{"volume-title":"Design and verification languages","author":"Edwards S.","key":"e_1_2_1_7_1","unstructured":"Edwards , S. 2004. Design and verification languages . Columbia University CS Tech . Rep. CUCS-046-04. Edwards, S. 2004. Design and verification languages. Columbia University CS Tech. Rep. CUCS-046-04."},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 2004 Design Automation and Test in Europe Conference","author":"Fummi F.","year":"2004","unstructured":"Fummi , F. , Martini , S. , Perbellini , G. , and Poncino , M . 2004. Native ISS-systemC integration for the co-simulation of multi-processor SoC . In Proceedings of the 2004 Design Automation and Test in Europe Conference , February 2004 , Paris, France, 464--469. Fummi, F., Martini, S., Perbellini, G., and Poncino, M. 2004. Native ISS-systemC integration for the co-simulation of multi-processor SoC. In Proceedings of the 2004 Design Automation and Test in Europe Conference, February 2004, Paris, France, 464--469."},{"key":"e_1_2_1_9_1","unstructured":"Galiser J. 2004. A structured VHDL design method. (Online copy at &lt;http:\/\/www.estec.esa.nl\/microelectronics\/vhdl\/vhdlpage.html&gt;).  Galiser J. 2004. A structured VHDL design method. (Online copy at &lt;http:\/\/www.estec.esa.nl\/microelectronics\/vhdl\/vhdlpage.html&gt;)."},{"key":"e_1_2_1_10_1","unstructured":"Gezel Homepage. 2004. &lt;http:\/\/www.ee.ucla.edu\/~schaum\/gezel&gt;.  Gezel Homepage. 2004. &lt;http:\/\/www.ee.ucla.edu\/~schaum\/gezel&gt;."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.959863"},{"key":"e_1_2_1_12_1","unstructured":"Jones N. D. Gomard C. K. and Sestoft P. 1993. Partial Evaluation and Automatic Program Generation. Prentice-Hall International New York xii &plus; ISBN 0-13-020249-5.   Jones N. D. Gomard C. K. and Sestoft P. 1993. Partial Evaluation and Automatic Program Generation. Prentice-Hall International New York xii &plus; ISBN 0-13-020249-5."},{"key":"e_1_2_1_13_1","article-title":"Fixed-point optimization utility for C and C&plus;&plus; based digital signal processing programs","author":"Kim S.","year":"1998","unstructured":"Kim , S. , Kum , K. , and Sung , W. 1998 . Fixed-point optimization utility for C and C&plus;&plus; based digital signal processing programs . IEEE Trans. Circ. Syst. II 45, 11, (Nov.), 1455--1464. Kim, S., Kum, K., and Sung, W. 1998. Fixed-point optimization utility for C and C&plus;&plus; based digital signal processing programs. IEEE Trans. Circ. Syst. II 45, 11, (Nov.), 1455--1464.","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Madsen J. Steensgaard-Madsen J. and Christensen L. 2002. A sophomore course in codesign. Computer (Nov.) 108--110. 10.1109\/MC.2002.1046983   Madsen J. Steensgaard-Madsen J. and Christensen L. 2002. A sophomore course in codesign. Computer (Nov.) 108--110. 10.1109\/MC.2002.1046983","DOI":"10.1109\/MC.2002.1046983"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES","author":"Matsuoka Y.","year":"2004","unstructured":"Matsuoka , Y. , Schaumont , P. , Tiri , K. , and Verbauwhede , I . 2004. Java cryptography on KVM and its performance and security optimization using HW\/SW co-design techniques . In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2004 ). (Sept.). 303--311. 10.1145\/1023833.1023874 Matsuoka, Y., Schaumont, P., Tiri, K., and Verbauwhede, I. 2004. Java cryptography on KVM and its performance and security optimization using HW\/SW co-design techniques. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2004). (Sept.). 303--311. 10.1145\/1023833.1023874"},{"volume-title":"Advanced Compiler Design and Implementation. Morgan-Kaufmann","author":"Muchnick S.","key":"e_1_2_1_16_1","unstructured":"Muchnick , S. 1997. Advanced Compiler Design and Implementation. Morgan-Kaufmann , San Francisco, CA . Muchnick, S. 1997. Advanced Compiler Design and Implementation. Morgan-Kaufmann, San Francisco, CA."},{"volume-title":"Proceedings of the 39th Design Automation Conference","author":"Nohl A.","key":"e_1_2_1_17_1","unstructured":"Nohl , A. , Braun , G. , Hoffmann , A. , Schliebusch , O. , Meyr , H. , and Leupers , R . 2002. A universal technique for fast and flexible instruction-set architecture simulation . In Proceedings of the 39th Design Automation Conference ( New Orleans, LA, June). 22--27. 10.1145\/513918.513927 Nohl, A., Braun, G., Hoffmann, A., Schliebusch, O., Meyr, H., and Leupers, R. 2002. A universal technique for fast and flexible instruction-set architecture simulation. In Proceedings of the 39th Design Automation Conference (New Orleans, LA, June). 22--27. 10.1145\/513918.513927"},{"key":"e_1_2_1_18_1","unstructured":"Nist. 2001. Specification for the Advanced Encryption Standard. Federal Information Processing Standards publication 197 Nov. (Online copy at &lt;http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf&gt;.)  Nist. 2001. Specification for the Advanced Encryption Standard. Federal Information Processing Standards publication 197 Nov. (Online copy at &lt;http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf&gt;.)"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.739059"},{"volume-title":"Proceedings of the 2003 Design Automation and Test in Europe","author":"Qin W.","key":"e_1_2_1_20_1","unstructured":"Qin , W. and Malik , S . 2003. Flexible and formal modeling of microprocessors with application to retargetable simulation . In Proceedings of the 2003 Design Automation and Test in Europe ( Munchen, Germany, Mar.). 765--769. Qin, W. and Malik, S. 2003. Flexible and formal modeling of microprocessors with application to retargetable simulation. In Proceedings of the 2003 Design Automation and Test in Europe (Munchen, Germany, Mar.). 765--769."},{"volume-title":"Engineering the Complex SoC","author":"Rowen C.","key":"e_1_2_1_21_1","unstructured":"Rowen , C. 2004. Engineering the Complex SoC . Prentice-Hall Modern Semiconductor Series , Upper Saddle River, NJ. Rowen, C. 2004. Engineering the Complex SoC. Prentice-Hall Modern Semiconductor Series, Upper Saddle River, NJ."},{"volume-title":"Proceedings of the 2004 Design Automation and Test in Europe Conference","author":"Schaumont P.","key":"e_1_2_1_22_1","unstructured":"Schaumont , P. and Verbauwhede , I . 2004. Interactive cosimulation using partial evaluation . In Proceedings of the 2004 Design Automation and Test in Europe Conference ( Paris, France, Feb.). 642--647. Schaumont, P. and Verbauwhede, I. 2004. Interactive cosimulation using partial evaluation. In Proceedings of the 2004 Design Automation and Test in Europe Conference (Paris, France, Feb.). 642--647."},{"volume-title":"Proceedings of the 11th Reconfigurable Architectures Workshop","author":"Schaumont P.","key":"e_1_2_1_23_1","unstructured":"Schaumont , P. , Sakiyama , K. , Hodjat , A. , and Verbauwhede , I . 2004. Embedded software integration of coarse grain reconfigurable architectures . In Proceedings of the 11th Reconfigurable Architectures Workshop ( Santa Fe, NM, Apr.). 137. Schaumont, P., Sakiyama, K., Hodjat, A., and Verbauwhede, I. 2004. Embedded software integration of coarse grain reconfigurable architectures. In Proceedings of the 11th Reconfigurable Architectures Workshop (Santa Fe, NM, Apr.). 137."},{"volume-title":"Proceedings of the 2000 Asia and South Pacific Design Automation Conference","author":"Semeria L.","key":"e_1_2_1_24_1","unstructured":"Semeria , L. and Ghosh , A . 2000. Methodology for hardware\/software co-verification in C\/C&plus;&plus; . In Proceedings of the 2000 Asia and South Pacific Design Automation Conference ( Yokohama, Japan). 405--408. 10.1145\/368434.368712 Semeria, L. and Ghosh, A. 2000. Methodology for hardware\/software co-verification in C\/C&plus;&plus;. In Proceedings of the 2000 Asia and South Pacific Design Automation Conference (Yokohama, Japan). 405--408. 10.1145\/368434.368712"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 24th Design Automation Conference","author":"Smith S.","year":"1987","unstructured":"Smith , S. 1987 . Demand driven simulation: BACKSIM . In Proceedings of the 24th Design Automation Conference ( Miami Beach, FL, June). ACM, New York. 10.1145\/37888.37915 Smith, S. 1987. Demand driven simulation: BACKSIM. In Proceedings of the 24th Design Automation Conference (Miami Beach, FL, June). ACM, New York. 10.1145\/37888.37915"},{"key":"e_1_2_1_26_1","unstructured":"Stojanovic V. and Ketaki R. 1999. Baby Viterbi Decoder. &lt;http:\/\/mos.stanford.edu\/ee272\/proj99\/babyviterbi\/&gt;  Stojanovic V. and Ketaki R. 1999. Baby Viterbi Decoder. &lt;http:\/\/mos.stanford.edu\/ee272\/proj99\/babyviterbi\/&gt;"},{"volume-title":"Synopsys","author":"Synopsys","key":"e_1_2_1_27_1","unstructured":"Synopsys . 2002. Describing Synthesizable RTL in SystemC. v 1.2 , Synopsys , Inc , Nov . Synopsys. 2002. Describing Synthesizable RTL in SystemC. v 1.2, Synopsys, Inc, Nov."},{"volume-title":"Proceedings of the 42th Design Automation Conference","author":"Tiri K.","key":"e_1_2_1_28_1","unstructured":"Tiri , K. , Hwang , D. , Hodjat , A. , Lai , B. C. , Yang , S. , Schaumont , P. , and Verbauwhede , I . 2005. A side-channel leakage free co-processor IC in .18um CMOS for embedded AES-based cryptographic and biometric processing . In Proceedings of the 42th Design Automation Conference ( Anaheim, CA, June). ACM, New York. 10.1145\/1065579.1065639 Tiri, K., Hwang, D., Hodjat, A., Lai, B. C., Yang, S., Schaumont, P., and Verbauwhede, I. 2005. A side-channel leakage free co-processor IC in .18um CMOS for embedded AES-based cryptographic and biometric processing. In Proceedings of the 42th Design Automation Conference (Anaheim, CA, June). ACM, New York. 10.1145\/1065579.1065639"},{"key":"e_1_2_1_29_1","unstructured":"Usselman R. 2003. Open Cores AES Core. &lt;http:\/\/www.opencores.org\/projects\/aes_core\/&gt;.  Usselman R. 2003. Open Cores AES Core. &lt;http:\/\/www.opencores.org\/projects\/aes_core\/&gt;."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193225"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.901171"},{"key":"e_1_2_1_32_1","unstructured":"Xilinx 2004. Synthesis and Simulation Guide. (Online copy at &lt;http:\/\/toolbox.xilinx.com\/docsan\/2_1i\/data\/common\/sim\/sim4_4.htm&gt;.)  Xilinx 2004. Synthesis and Simulation Guide. (Online copy at &lt;http:\/\/toolbox.xilinx.com\/docsan\/2_1i\/data\/common\/sim\/sim4_4.htm&gt;.)"},{"volume-title":"Proceedings of the 37th IEEE Asilomar Conference on Signals, Systems, and Computers (Nov). IEEE Computer Society Press","author":"Yang S.","key":"e_1_2_1_33_1","unstructured":"Yang , S. , Sakiyama , K. , and Verbauwhede , I . 2003. A compact and efficient fingerprint verification system for secure embedded systems . In Proceedings of the 37th IEEE Asilomar Conference on Signals, Systems, and Computers (Nov). IEEE Computer Society Press , Los Alamitos, CA, 405--408. Yang, S., Sakiyama, K., and Verbauwhede, I. 2003. A compact and efficient fingerprint verification system for secure embedded systems. In Proceedings of the 37th IEEE Asilomar Conference on Signals, Systems, and Computers (Nov). IEEE Computer Society Press, Los Alamitos, CA, 405--408."},{"volume-title":"Proceedings of the 38th Design Automation Conference","author":"Zivojnovic V.","key":"e_1_2_1_34_1","unstructured":"Zivojnovic , V. and Meyr , H . 1996. Compiled hardware-software cosimulation . In Proceedings of the 38th Design Automation Conference ( Las Vegas, NV). ACM, New York, 127--136. Zivojnovic, V. and Meyr, H. 1996. Compiled hardware-software cosimulation. In Proceedings of the 38th Design Automation Conference (Las Vegas, NV). ACM, New York, 127--136."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1124713.1124719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1124713.1124719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:35Z","timestamp":1750259675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1124713.1124719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,1]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,1]]}},"alternative-id":["10.1145\/1124713.1124719"],"URL":"https:\/\/doi.org\/10.1145\/1124713.1124719","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2006,1]]},"assertion":[{"value":"2006-01-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}