{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:30:10Z","timestamp":1761647410832,"version":"3.41.0"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2006,1]]},"abstract":"<jats:p>Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies. Recent research efforts indicate that architectures, compilers, and software can be optimized so as to reduce the switching power (also known as dynamic power) in microprocessors. This has lead to interest in using architecture and compiler optimization to reduce leakage power (also known as static power) in microprocessors. In this article, we investigate compiler-analysis techniques that are related to reducing leakage power. The architecture model in our design is a system with an instruction set to support the control of power gating at the component level. Our compiler provides an analysis framework for utilizing instructions to reduce the leakage power. We present a framework for analyzing data flow for estimating the component activities at fixed points of programs whilst considering pipeline architectures. We also provide equations that can be used by the compiler to determine whether employing power-gating instructions in given program blocks will reduce the total energy requirements. As the duration of power gating on components when executing given program routines is related to the number and complexity of program branches, we propose a set of scheduling policies and evaluate their effectiveness. We performed experiments by incorporating our compiler analysis and scheduling policies into SUIF compiler tools and by simulating the energy consumptions on Wattch toolkits. The experimental results demonstrate that our mechanisms are effective in reducing leakage power in microprocessors.<\/jats:p>","DOI":"10.1145\/1124713.1124723","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T16:09:20Z","timestamp":1147104560000},"page":"147-164","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["Compilers for leakage power reduction"],"prefix":"10.1145","volume":"11","author":[{"given":"Yi-Ping","family":"You","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chingren","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,1]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Aburto A. Sill D. and Thompson D. 1997. comp.benchmarks FAQ. Computer Sciences Department University of Wisconsin http:\/\/www.cs.wisc.edu\/~thomas\/comp.benchmarks.FAQ.html.  Aburto A. Sill D. and Thompson D. 1997. comp.benchmarks FAQ. Computer Sciences Department University of Wisconsin http:\/\/www.cs.wisc.edu\/~thomas\/comp.benchmarks.FAQ.html."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1177220"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335011"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845897"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.364440"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Brooks D.","key":"e_1_2_1_6_1"},{"volume-title":"Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Butts J. A.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"volume-title":"Proceedings of the Design Automaton Conference","author":"Chang J.-M.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of the ACM International Conference on Supercomputing","author":"Chang R.-G.","key":"e_1_2_1_10_1"},{"volume-title":"Proceedings of the International Conference on Parallel Processing","author":"Chang R.-G.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","first-page":"10","article-title":"Interprocedural probabilistic pointer analysis","volume":"15","author":"Chen P.-S.","year":"2004","journal-title":"IEEE Trans. Paral. Distrib. Syst."},{"key":"e_1_2_1_13_1","unstructured":"Compaq Computer Corporation. 1999. Alpha 21264 Microprocessor Hardware Reference Manual.  Compaq Computer Corporation. 1999. Alpha 21264 Microprocessor Hardware Reference Manual."},{"volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design","author":"De V.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","first-page":"2","article-title":"Transistor elements for 30nm physical gate lengths and beyond","volume":"6","author":"Doyle B.","year":"2002","journal-title":"Intel Tech. J."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"Hachtel G.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.811318"},{"volume-title":"Proceedings of the IEEE Symposium on Low Power Electronics. IEEE Computer Society Press","author":"Horowitz M.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1998.1481"},{"key":"e_1_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Hwang Y.-S. Chen P.-S. Lee J.-K. and Ju R. 2003. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2624. Springer-Verlag New York 290--305.  Hwang Y.-S. Chen P.-S. Lee J.-K. and Ju R. 2003. Probabilistic points-to analysis. Lecture Notes in Computer Science Languages and Compilers for Parallel Computing (LCPC). vol. 2624. Springer-Verlag New York 290--305.","DOI":"10.1007\/3-540-35767-X_19"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Kaxiras S.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/762488.762494"},{"key":"e_1_2_1_24_1","first-page":"1","article-title":"Power analysis and minimization techniques for embedded DSP software","volume":"5","author":"Lee M. T.-C.","year":"1997","journal-title":"IEEE Trans. VLSI Syst."},{"volume-title":"Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design","author":"Powell M.","key":"e_1_2_1_25_1"},{"volume-title":"Proceedings of the EDAC'93 EURO-ASIC","author":"Prasad S. C.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of the 11th International Conference on Compiler Construction. 261--275","author":"Rele S.","key":"e_1_2_1_27_1"},{"volume-title":"Proceedings of the IEEE International Conference on Electronics, Circuits and Systems","author":"Roy K.","key":"e_1_2_1_28_1"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design","author":"Roy K.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","unstructured":"Smith M. D. 1998. The SUIF Machine Library. Division of of Engineering and Applied Science Harvard University.  Smith M. D. 1998. The SUIF Machine Library. Division of of Engineering and Applied Science Harvard University."},{"key":"e_1_2_1_31_1","unstructured":"Stanford Compiler Group. 1995. The SUIF Library. Stanford Compiler Group Stanford Univ. Stanford CA.  Stanford Compiler Group. 1995. The SUIF Library. Stanford Compiler Group Stanford Univ. Stanford CA."},{"volume-title":"Proceedings of the 28th Annual Hawaii International Conference on System Sciences","author":"Su C.-L.","key":"e_1_2_1_32_1"},{"key":"e_1_2_1_33_1","unstructured":"Thompson S. Packan P. and Bohr M. 1998. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . J. Q3.  Thompson S. Packan P. and Bohr M. 1998. MOS scaling: Transistor challenges for the 21st century. Intel Tech. J. Q3."},{"volume-title":"Proceedings of the International Conference on VLSI Design","author":"Tiwari V.","key":"e_1_2_1_34_1"},{"volume-title":"Proceedings of the Design Automaton Conference","author":"Tiwari V.","key":"e_1_2_1_35_1"},{"volume-title":"Proceedings of the Design Automation Conference","author":"Tsui C.","key":"e_1_2_1_36_1"},{"volume":"2481","volume-title":"Languages and Compilers for Parallel Computing (LCPC)","author":"You Y.-P.","key":"e_1_2_1_37_1"},{"volume-title":"Proceedings of the IEEE Workshop on Power Management for Real-Time and Embedded Systems","author":"You Y.-P.","key":"e_1_2_1_38_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1124713.1124723","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1124713.1124723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:35Z","timestamp":1750259675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1124713.1124723"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,1]]},"references-count":38,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,1]]}},"alternative-id":["10.1145\/1124713.1124723"],"URL":"https:\/\/doi.org\/10.1145\/1124713.1124723","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2006,1]]},"assertion":[{"value":"2006-01-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}