{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T12:08:35Z","timestamp":1765886915742,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2006,1]]},"abstract":"<jats:p>In embedded systems, high-performance DSP needs to be performed not only with high-data throughput but also with low-power consumption. This article develops an instruction-level loop-scheduling technique to reduce both execution time and bus-switching activities for applications with loops on VLIW architectures. We propose an algorithm, SAMLS (Switching-Activity Minimization Loop Scheduling), to minimize both schedule length and switching activities for applications with loops. In the algorithm, we obtain the best schedule from the ones that are generated from an initial schedule by repeatedly rescheduling the nodes with schedule length and switching activities minimization based on rotation scheduling and bipartite matching. The experimental results show that our algorithm can reduce both schedule length and bus-switching activities. Compared with the work of Lee et al. [2003], SAMLS shows an average 11.5% reduction in schedule length and an average 19.4% reduction in bus-switching activities.<\/jats:p>","DOI":"10.1145\/1124713.1124724","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T16:09:20Z","timestamp":1147104560000},"page":"165-185","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Loop scheduling with timing and switching-activity minimization for VLIW DSP"],"prefix":"10.1145","volume":"11","author":[{"given":"Zili","family":"Shao","sequence":"first","affiliation":[{"name":"Hong Kong Polytechnic University, Kowloon, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Xiao","sequence":"additional","affiliation":[{"name":"Hong Kong Polytechnic University, Kowloon, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun","family":"Xue","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,1]]},"reference":[{"volume-title":"Unix Manual of lp_solve","author":"Berkelaar M.","key":"e_1_2_1_1_1","unstructured":"Berkelaar , M. 1992. Unix Manual of lp_solve . Eindhoven University . Berkelaar, M. 1992. Unix Manual of lp_solve. Eindhoven University."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"e_1_2_1_3_1","first-page":"29","volume-title":"Proceedings of the 32nd ACM\/IEEE Design Automation Conference (June). ACM","author":"Chang J.","unstructured":"Chang , J. and Pedram , M . 1995. Register allocation and binding for low power . In Proceedings of the 32nd ACM\/IEEE Design Automation Conference (June). ACM , New York , pp. 29 -- 35 . 10.1145\/217474.217502 Chang, J. and Pedram, M. 1995. Register allocation and binding for low power. In Proceedings of the 32nd ACM\/IEEE Design Automation Conference (June). ACM, New York, pp. 29--35. 10.1145\/217474.217502"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.594829"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/28869.28874"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.109243"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 1999 IEEE International ASIC\/SOC Conference. IEEE Computer Society","author":"Irwin M. J.","year":"1999","unstructured":"Irwin , M. J. 1999 . Tutorial: Power reduction techniques in SoC bus interconnects . In Proceedings of the 1999 IEEE International ASIC\/SOC Conference. IEEE Computer Society , Los Alamitos, CA. Irwin, M. J. 1999. Tutorial: Power reduction techniques in SoC bus interconnects. In Proceedings of the 1999 IEEE International ASIC\/SOC Conference. IEEE Computer Society, Los Alamitos, CA."},{"key":"e_1_2_1_9_1","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1145\/780732.780770","volume-title":"Proceedings of LCTES","author":"Kim H. S.","year":"2003","unstructured":"Kim , H. S. , Vijaykrishnan , N. , Kandemir , M. , and Irwin , M. J . 2003. Adapting instruction level parallelism for optimizing leakage in vliw architectures . In Proceedings of LCTES 2003 . pp. 275 -- 283 . 10.1145\/780732.780770 Kim, H. S., Vijaykrishnan, N., Kandemir, M., and Irwin, M. J. 2003. Adapting instruction level parallelism for optimizing leakage in vliw architectures. In Proceedings of LCTES 2003. pp. 275--283. 10.1145\/780732.780770"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/762488.762494"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.555992"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.293111"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.814325"},{"volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. D.","key":"e_1_2_1_15_1","unstructured":"Micheli , G. D. 1994. Synthesis and Optimization of Digital Circuits . McGraw-Hill , New York . Micheli, G. D. 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.784092"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000017007.28247.f6"},{"key":"e_1_2_1_18_1","first-page":"158","volume-title":"Proceedings of the 25th Annual International Symposium on Microarchitecture (Dec.).","author":"Rau B. R.","unstructured":"Rau , B. R. , Schlansker , M. S. , and Tirumalai , P. P . 1992. Code generation schema for modulo scheduled loops . In Proceedings of the 25th Annual International Symposium on Microarchitecture (Dec.). pp. 158 -- 169 . Rau, B. R., Schlansker, M. S., and Tirumalai, P. P. 1992. Code generation schema for modulo scheduled loops. In Proceedings of the 25th Annual International Symposium on Microarchitecture (Dec.). pp. 158--169."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084972"},{"key":"e_1_2_1_20_1","first-page":"53","volume-title":"Proceedings of the 2004 International Conference on Embedded And Ubiquitous Computing (Aug.). Lecture Notes in Computer Science, Springer-Verlag","author":"Shao Z.","unstructured":"Shao , Z. , Zhuge , Q. , Liu , M. , Sha , E. H.-M. , and Xiao , B . 2004. Loop scheduling for real-time dsps with minimum switching activities on multiple-functional-unit architectures . In Proceedings of the 2004 International Conference on Embedded And Ubiquitous Computing (Aug.). Lecture Notes in Computer Science, Springer-Verlag , New York , pp. 53 -- 63 . Shao, Z., Zhuge, Q., Liu, M., Sha, E. H.-M., and Xiao, B. 2004. Loop scheduling for real-time dsps with minimum switching activities on multiple-functional-unit architectures. In Proceedings of the 2004 International Conference on Embedded And Ubiquitous Computing (Aug.). Lecture Notes in Computer Science, Springer-Verlag, New York, pp. 53--63."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.329448"},{"key":"e_1_2_1_23_1","first-page":"13","volume-title":"Proceedings of the 2000 Great Lakes Symposium on VLSI (Mar.)","author":"Sundararajan V.","unstructured":"Sundararajan , V. and Parhi , K. K . 2000. Reducing bus transition activity by limited weight coding with codeword slimming . In Proceedings of the 2000 Great Lakes Symposium on VLSI (Mar.) , pp. 13 -- 16 . 10.1145\/330855.330933 Sundararajan, V. and Parhi, K. K. 2000. Reducing bus transition activity by limited weight coding with codeword slimming. In Proceedings of the 2000 Great Lakes Symposium on VLSI (Mar.), pp. 13--16. 10.1145\/330855.330933"},{"key":"e_1_2_1_24_1","unstructured":"Texas Instruments Inc. 2000. TMS320C6000 CPU and Instruction Set Reference Guide.  Texas Instruments Inc. 2000. TMS320C6000 CPU and Instruction Set Reference Guide."},{"key":"e_1_2_1_25_1","unstructured":"Texas Instruments Inc. 2001. TMS320C6000 Optimizing Compiler User's Guide.  Texas Instruments Inc. 2001. TMS320C6000 Optimizing Compiler User's Guide."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"e_1_2_1_27_1","first-page":"2621","article-title":"Instruction scheduling to reduce switching activity of off-chip buses for low-power systems with caches. IEICE","author":"Tomiyama H.","year":"1998","unstructured":"Tomiyama , H. , Ishihara , T. , Inoue , A. , and Yasuura , H. 1998 . Instruction scheduling to reduce switching activity of off-chip buses for low-power systems with caches. IEICE Trans. Fund. Electron. Comm. Comput. Sci. E81-A(12) , ( Dec. ), 2621 -- 2629 . Tomiyama, H., Ishihara, T., Inoue, A., and Yasuura, H. 1998. Instruction scheduling to reduce switching activity of off-chip buses for low-power systems with caches. IEICE Trans. Fund. Electron. Comm. Comput. Sci. E81-A(12), (Dec.), 2621--2629.","journal-title":"Trans. Fund. Electron. Comm. Comput. Sci. E81-A(12)"},{"key":"e_1_2_1_28_1","first-page":"210","volume-title":"Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems.","author":"Yang H.","unstructured":"Yang , H. , Gao , G. R. , and Leung , C . 2002. On achieving balanced power consumption in software pipelined loops . In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems. pp. 210 -- 217 . 10.1145\/581630.581663 Yang, H., Gao, G. R., and Leung, C. 2002. On achieving balanced power consumption in software pipelined loops. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems. pp. 210--217. 10.1145\/581630.581663"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"e_1_2_1_30_1","first-page":"40","volume-title":"Proceedings of the 2001 International Symposium on Low Power Electronics and Design (Aug.)","author":"Yun H.-S.","unstructured":"Yun , H.-S. and Kim , J . 2001. Power-aware modulo scheduling for high-performance VLIW processors . In Proceedings of the 2001 International Symposium on Low Power Electronics and Design (Aug.) , pp. 40 -- 45 . 10.1145\/383082.383091 Yun, H.-S. and Kim, J. 2001. Power-aware modulo scheduling for high-performance VLIW processors. In Proceedings of the 2001 International Symposium on Low Power Electronics and Design (Aug.), pp. 40--45. 10.1145\/383082.383091"},{"key":"e_1_2_1_31_1","first-page":"102","volume-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture (Dec.)","author":"Zhang W.","unstructured":"Zhang , W. , Vijaykrishnan , N. , Kandemir , M. , Irwin , M. J. , Duarte , D. , and Tsai , Y . 2001. Exploiting VLIW schedule slacks for dynamic and leakage energy reduction . In Proceedings of the 34th Annual International Symposium on Microarchitecture (Dec.) , pp. 102 -- 113 . Zhang, W., Vijaykrishnan, N., Kandemir, M., Irwin, M. J., Duarte, D., and Tsai, Y. 2001. Exploiting VLIW schedule slacks for dynamic and leakage energy reduction. In Proceedings of the 34th Annual International Symposium on Microarchitecture (Dec.), pp. 102--113."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950168"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1124713.1124724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1124713.1124724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:35Z","timestamp":1750259675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1124713.1124724"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,1]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,1]]}},"alternative-id":["10.1145\/1124713.1124724"],"URL":"https:\/\/doi.org\/10.1145\/1124713.1124724","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2006,1]]},"assertion":[{"value":"2006-01-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}