{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:17:57Z","timestamp":1672291077131},"reference-count":8,"publisher":"Association for Computing Machinery (ACM)","issue":"5","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,12]]},"abstract":"<jats:p>\n            In this paper, we present a predictive Monte Carlo based performance model for in-order microarchitectures that is validated against the Itanium-2 processor. In such architectures, we find that application specific characteristics such as\n            <jats:italic>load<\/jats:italic>\n            carried dependence and prefetching significantly impact performance. We parametrize these effects and use the PIN instrumentation tool to obtain them. We use Monte Carlo sampling techniques to model the processor core, memory hierarchy and application characteristics. These techniques are widely used in physical simulations but their application to computer architecture performance modeling is atypical and the application parameterization used in this work is also believed to be novel. Preliminary results indicate that the model predicts CPI with a high degree of accuracy as validated against real measurements. Unlike detailed cycle accurate simulation which is computationally infeasible for evaluating realistic scientific applications, the proposed Monte Carlo model converges to a prediction in a few seconds. The accuracy of the model given its simplicity is surprising.\n          <\/jats:p>","DOI":"10.1145\/1127577.1127592","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T22:51:53Z","timestamp":1147128713000},"page":"75-80","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["MonteSim"],"prefix":"10.1145","volume":"33","author":[{"given":"Ram","family":"Srinivasan","sequence":"first","affiliation":[{"name":"New Mexico State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olaf","family":"Lubeck","sequence":"additional","affiliation":[{"name":"Los Alamos National Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,12]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"CPU2000 benchmark suite from Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2000\/.  CPU2000 benchmark suite from Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2000\/."},{"key":"e_1_2_1_2_1","unstructured":"HP pfmon tool. http:\/\/www.hpl.hp.com\/research\/linux\/perfmon\/pfmon.php4.  HP pfmon tool. http:\/\/www.hpl.hp.com\/research\/linux\/perfmon\/pfmon.php4."},{"key":"e_1_2_1_3_1","unstructured":"Intel Itanium-2 processor reference manual for software development and optimization. http:\/\/www.intel.com\/design\/itanium2\/documentation.htm.  Intel Itanium-2 processor reference manual for software development and optimization. http:\/\/www.intel.com\/design\/itanium2\/documentation.htm."},{"key":"e_1_2_1_4_1","unstructured":"Intel Itanium Architecture software developer's manual. http:\/\/www.intel.com\/design\/itanium2\/documentation.htm.  Intel Itanium Architecture software developer's manual. http:\/\/www.intel.com\/design\/itanium2\/documentation.htm."},{"key":"e_1_2_1_5_1","first-page":"617","volume-title":"Proceedings of PDCS'01","author":"Beyls K.","year":"2001"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/287318.287351"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1005686.1005691"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127577.1127592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T21:23:05Z","timestamp":1672262585000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127577.1127592"}},"subtitle":["a Monte Carlo performance model for in-order microachitectures"],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":8,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["10.1145\/1127577.1127592"],"URL":"https:\/\/doi.org\/10.1145\/1127577.1127592","relation":{},"ISSN":["0163-5964"],"issn-type":[{"value":"0163-5964","type":"print"}],"subject":[],"published":{"date-parts":[[2005,12]]},"assertion":[{"value":"2005-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}