{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:54Z","timestamp":1750307994812,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,4,30]],"date-time":"2006-04-30T00:00:00Z","timestamp":1146355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,4,30]]},"DOI":"10.1145\/1127908.1127914","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"14-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies"],"prefix":"10.1145","author":[{"given":"Xiaoning","family":"Qi","sequence":"first","affiliation":[{"name":"Synopsys Inc., Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Gyure","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yansheng","family":"Luo","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sam C.","family":"Lo","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmoud","family":"Shahram","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kishore","family":"Singhal","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"CA","author":"Scheffer L.","year":"2005","unstructured":"L. Scheffer , S. Nassif , A. Strojwas , B. Koenemann , and NS, \"Design for manufacturing at 65 nm and below,\" IEEE 42nd Design Automation Conference, Tutorial 5, Anaheim , CA , June 2005 . L. Scheffer, S. Nassif, A. Strojwas, B. Koenemann, and NS, \"Design for manufacturing at 65 nm and below,\" IEEE 42nd Design Automation Conference, Tutorial 5, Anaheim, CA, June 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065778"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065782"},{"volume-title":"Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration,\" IEEE Journal of solid-state circuits","author":"Bowman K.","key":"e_1_3_2_1_4_1","unstructured":"K. Bowman , S. Duvall , and J. Meindl , \" Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration,\" IEEE Journal of solid-state circuits , Vol. 37 , No. 2, Feb. 2002. K. Bowman, S. Duvall, and J. Meindl, \"Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration,\" IEEE Journal of solid-state circuits, Vol. 37, No. 2, Feb. 2002."},{"key":"e_1_3_2_1_5_1","volume-title":"CA","author":"Mehrotra V.","year":"2001","unstructured":"V. Mehrotra and D. Boning , \" Technology scaling impact of variation on clock skew and interconnect delay,\" International Interconnect Technology Conference, San Francisco , CA , June 2001 . V. Mehrotra and D. Boning, \"Technology scaling impact of variation on clock skew and interconnect delay,\" International Interconnect Technology Conference, San Francisco, CA, June 2001."},{"key":"e_1_3_2_1_6_1","volume-title":"International Conference on Microelectronic Test Structures","author":"Boning D.","year":"2003","unstructured":"D. Boning , \"Pattern dependent characterization of copper interconnect,\" Tutorial , International Conference on Microelectronic Test Structures , Monterey, CA , March , 2003 . D. Boning, \"Pattern dependent characterization of copper interconnect,\" Tutorial, International Conference on Microelectronic Test Structures, Monterey, CA, March, 2003."},{"issue":"1","key":"e_1_3_2_1_7_1","volume":"11","author":"Stine B.","year":"1998","unstructured":"B. Stine Trans. on Semi-conductor manufacturing , Vol. 11 , No. 1 , Feb. 1998 . B. Stine et al, \"Rapid characterization and modeling of pattern-dependent variation in chemical-mechanical polishing,\" IEEE Trans. on Semi-conductor manufacturing, Vol. 11, No. 1, Feb. 1998.","journal-title":"Trans. on Semi-conductor manufacturing"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337370"},{"key":"e_1_3_2_1_9_1","volume-title":"Electrochemical Society Meeting","author":"Tugbawa T.","year":"1999","unstructured":"T. Tugbawa , T. Park , D. Boning , T. Pan , P. Li , S. Hymes , T. Brown , and L. Camilletti , \" A mathematical model of pattern dependencies in Cu CMP processes,\" CMP Symposium , Electrochemical Society Meeting , Honolulu, HA , Oct. 1999 . T. Tugbawa, T. Park, D. Boning, T. Pan, P. Li, S. Hymes, T. Brown, and L. Camilletti, \"A mathematical model of pattern dependencies in Cu CMP processes,\" CMP Symposium, Electrochemical Society Meeting, Honolulu, HA, Oct. 1999."},{"key":"e_1_3_2_1_10_1","volume-title":"CA","author":"Qi X.","year":"2005","unstructured":"X. Qi , S. Lo , Y. Luo , A. Gyure , M. Shahram , and K. Singhal , \" Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations,\" IEEE Custom Integrated Circuit Conference, San Jose , CA , Sept. 2005 . X. Qi, S. Lo, Y. Luo, A. Gyure, M. Shahram, and K. Singhal, \"Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations,\" IEEE Custom Integrated Circuit Conference, San Jose, CA, Sept. 2005."}],"event":{"name":"GLSVLSI06: Great Lakes Symposium on VLSI 2006","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Philadelphia PA USA","acronym":"GLSVLSI06"},"container-title":["Proceedings of the 16th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127914","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127908.1127914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127914"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,30]]},"references-count":10,"alternative-id":["10.1145\/1127908.1127914","10.1145\/1127908"],"URL":"https:\/\/doi.org\/10.1145\/1127908.1127914","relation":{},"subject":[],"published":{"date-parts":[[2006,4,30]]},"assertion":[{"value":"2006-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}