{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T15:37:58Z","timestamp":1781797078511,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,4,30]],"date-time":"2006-04-30T00:00:00Z","timestamp":1146355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,4,30]]},"DOI":"10.1145\/1127908.1127915","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"19-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":120,"title":["Thermal analysis of a 3D die-stacked high-performance microprocessor"],"prefix":"10.1145","author":[{"given":"Kiran","family":"Puttaswamy","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2006,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.56"},{"key":"e_1_3_2_1_5_1","first-page":"148","article-title":"Opportunities for reduced power dissipation using three-dimensional integration","author":"Joyner J. W.","year":"2002","journal-title":"Proceedings of the International Interconnect Technology Conference"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_3_2_1_8_1","first-page":"316","volume-title":"USA","author":"Black B.","year":"2004"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175992"},{"key":"e_1_3_2_1_10_1","unstructured":"D. Nelson C. Webb D. McCauley K. Raol J. R. II J. DeVale and B. Black \"A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvements through RC Mitigation \" in Proceedings of the 21st International VLSI Multilevel Interconnection Conference Waikoloa Beach HI USA September 2004.  D. Nelson C. Webb D. McCauley K. Raol J. R. II J. DeVale and B. Black \"A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvements through RC Mitigation \" in Proceedings of the 21st International VLSI Multilevel Interconnection Conference Waikoloa Beach HI USA September 2004."},{"key":"e_1_3_2_1_11_1","first-page":"15","volume-title":"USA","author":"Reed P.","year":"2005"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120899"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120787"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009873"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.149"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989034"},{"key":"e_1_3_2_1_19_1","volume-title":"USA","author":"Morrow P.","year":"2004"},{"key":"e_1_3_2_1_20_1","first-page":"33","volume-title":"USA","author":"Reif R.","year":"2002"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0901.06"},{"key":"e_1_3_2_1_22_1","volume-title":"USA","author":"Gupta S.","year":"2004"},{"key":"e_1_3_2_1_23_1","unstructured":"Tezzaron Semiconductor \"WWW Site \" http:\/\/www.tezzaron.com.  Tezzaron Semiconductor \"WWW Site \" http:\/\/www.tezzaron.com."},{"key":"e_1_3_2_1_24_1","unstructured":"Berkeley Predictive Technology Model \"WWW Site \" http:\/\/www-device.eecs.berkeley.edu\/ptm.  Berkeley Predictive Technology Model \"WWW Site \" http:\/\/www-device.eecs.berkeley.edu\/ptm."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_3_2_1_26_1","unstructured":"CRC Press \"CRC Handbook of Chemistry \" http:\/\/www.hbcpnetbase.com\/.  CRC Press \"CRC Handbook of Chemistry \" http:\/\/www.hbcpnetbase.com\/."},{"key":"e_1_3_2_1_27_1","first-page":"31","article-title":"Thermal analysis of heterogeneous 3D ICs with various integration scenarios","author":"Chiang T.-Y.","year":"2001","journal-title":"International IEDM Technical Digest"},{"key":"e_1_3_2_1_28_1","first-page":"727","article-title":"Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs","author":"Im S.","year":"2000","journal-title":"International IEDM Technical Digest"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513941"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0904.03"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_33_1","unstructured":"International Technology Roadmap for Semiconductors \"WWW Site \" http:\/\/public.itrs.net.  International Technology Roadmap for Semiconductors \"WWW Site \" http:\/\/public.itrs.net."}],"event":{"name":"GLSVLSI06: Great Lakes Symposium on VLSI 2006","location":"Philadelphia PA USA","acronym":"GLSVLSI06","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 16th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127915","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127908.1127915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127915"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,30]]},"references-count":33,"alternative-id":["10.1145\/1127908.1127915","10.1145\/1127908"],"URL":"https:\/\/doi.org\/10.1145\/1127908.1127915","relation":{},"subject":[],"published":{"date-parts":[[2006,4,30]]},"assertion":[{"value":"2006-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}