{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:54Z","timestamp":1750307994985,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,4,30]],"date-time":"2006-04-30T00:00:00Z","timestamp":1146355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,4,30]]},"DOI":"10.1145\/1127908.1127942","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"135-139","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Nonlinearity Analysis in ISD CMOS LNA's Using Volterra Series"],"prefix":"10.1145","author":[{"given":"Y.","family":"Koolivand","sequence":"first","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Shoaei","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Fotowat-Ahmadi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Zahabi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Jabedar-Maralani","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.568846"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804355"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820865"},{"key":"e_1_3_2_1_4_1","first-page":"177","article-title":"A general theory of third-order intermodulation distortion in common-emitter radio frequency circuits","volume":"1","author":"Sheng L.","year":"2003","unstructured":"L. Sheng , L. E. Larson , \" A general theory of third-order intermodulation distortion in common-emitter radio frequency circuits ,\" IEEE International Symp. on Circuits and Systems (ISCAS) , vol. 1 , pp. 177 -- 180 , May 2003 . L. Sheng, L. E. Larson, \"A general theory of third-order intermodulation distortion in common-emitter radio frequency circuits,\" IEEE International Symp. on Circuits and Systems (ISCAS), vol. 1, pp. 177--180, May 2003.","journal-title":"IEEE International Symp. on Circuits and Systems (ISCAS)"},{"key":"e_1_3_2_1_5_1","unstructured":"V. Aparin C. Persico \"Effect of out of band terminations on  V. Aparin C. Persico \"Effect of out of band terminations on"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"A methodology for low noise amplifier design","author":"Roa E.","year":"2003","unstructured":"E. Roa , N. Soares , W. V. Noije , \" A methodology for low noise amplifier design \" 16th Symposium on Integrated Circuits and Systems Design (SBCCI) , pp. 1 -- 6 , 2003 . E. Roa, N. Soares, W. V. Noije, \"A methodology for low noise amplifier design\" 16th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1--6, 2003.","journal-title":"16th Symposium on Integrated Circuits and Systems Design (SBCCI)"},{"issue":"2","key":"e_1_3_2_1_7_1","article-title":"Image-rejection CMOS low-noise amplifier design optimization techniques","volume":"53","author":"Nguyen T. K.","year":"2005","unstructured":"T. K. Nguyen , N. J. Oh , C. Y. Cha , Y. H. Oh , G. J. Ihm , S. G. Lee , \" Image-rejection CMOS low-noise amplifier design optimization techniques \" IEEE Trans. on Microwave Theory and Techniques , vol. 53 , NO. 2 , February 2005 . T. K. Nguyen, N. J. Oh, C. Y. Cha, Y. H. Oh, G. J. Ihm, S. G. Lee, \"Image-rejection CMOS low-noise amplifier design optimization techniques\" IEEE Trans. on Microwave Theory and Techniques, vol. 53, NO. 2, February 2005.","journal-title":"IEEE Trans. on Microwave Theory and Techniques"},{"issue":"6","key":"e_1_3_2_1_8_1","first-page":"205","article-title":"A low-power highly linear cascoded multiple-gated transistor CMOS FR amplifier with 10 dB IP3 improvement","volume":"13","author":"Kim T. W.","year":"2003","unstructured":"T. W. Kim , B. Kim , I. Nam , B. Ko , K. Lee , \" A low-power highly linear cascoded multiple-gated transistor CMOS FR amplifier with 10 dB IP3 improvement ,\" IEEE Microwave and Guided Wave Letters , vol. 13 , no. 6 , pp. 205 -- 207 , June 2003 . T. W. Kim, B. Kim, I. Nam, B. Ko, K. Lee, \" A low-power highly linear cascoded multiple-gated transistor CMOS FR amplifier with 10 dB IP3 improvement,\" IEEE Microwave and Guided Wave Letters, vol. 13, no. 6, pp. 205--207, June 2003.","journal-title":"IEEE Microwave and Guided Wave Letters"},{"key":"e_1_3_2_1_9_1","first-page":"515","article-title":"Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its Volterra series analysis","author":"Kim B.","year":"2001","unstructured":"B. Kim , J. S. Ko , K. Lee , \" Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its Volterra series analysis ,\" IEEE International Microwave Symposium Digest (MTT-S Digest) , pp. 515 -- 518 , May 2001 . B. Kim, J. S. Ko, K. Lee, \"Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its Volterra series analysis,\" IEEE International Microwave Symposium Digest (MTT-S Digest), pp. 515--518, May 2001.","journal-title":"IEEE International Microwave Symposium Digest (MTT-S Digest)"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/75.867854"},{"key":"e_1_3_2_1_11_1","unstructured":"R. A. Baki T. K. K. Tsang M. N. El-Gamal \" Distortion in RF CMOS short channel low noise amplifiers\" IEEE Northeast Workshop on Circuits and Systems (NEWCAS'05) pp. 381--386 June 2005.  R. A. Baki T. K. K. Tsang M. N. El-Gamal \" Distortion in RF CMOS short channel low noise amplifiers\" IEEE Northeast Workshop on Circuits and Systems (NEWCAS'05) pp. 381--386 June 2005."},{"key":"e_1_3_2_1_12_1","volume-title":"Design of Analog CMOS Integrated Circuits. MC Grow-Hill","author":"Razavi B.","year":"2001","unstructured":"B. Razavi , Design of Analog CMOS Integrated Circuits. MC Grow-Hill , 2001 . B. Razavi, Design of Analog CMOS Integrated Circuits. MC Grow-Hill, 2001."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-5003-4","volume-title":"Distortion Analysis of Analog Integrated Circuits","author":"Wambacq P.","year":"1998","unstructured":"P. Wambacq , W. Sansen , Distortion Analysis of Analog Integrated Circuits . Boston : Kluwer Academic Publishers , 1998 . P. Wambacq, W. Sansen, Distortion Analysis of Analog Integrated Circuits. Boston: Kluwer Academic Publishers, 1998."},{"key":"e_1_3_2_1_14_1","volume-title":"The Design of CMOS Radio Frequency Integrated Circuits","author":"Lee T. H.","year":"1998","unstructured":"T. H. Lee , The Design of CMOS Radio Frequency Integrated Circuits . 1 st edition, Cambridge Univ. press , 1998 . T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. 1st edition, Cambridge Univ. press, 1998.","edition":"1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y. Koolivand O. Shoaei A. Zahabi P. J. Maralani \"A complete analysis of noise in inductively source degenerated CMOS LNA's\" IEICE Electronics Express vol. 2 NO. 1 January 2005.  Y. Koolivand O. Shoaei A. Zahabi P. J. Maralani \"A complete analysis of noise in inductively source degenerated CMOS LNA's\" IEICE Electronics Express vol. 2 NO. 1 January 2005.","DOI":"10.1587\/elex.2.25"}],"event":{"name":"GLSVLSI06: Great Lakes Symposium on VLSI 2006","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Philadelphia PA USA","acronym":"GLSVLSI06"},"container-title":["Proceedings of the 16th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127942","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127908.1127942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127942"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,30]]},"references-count":15,"alternative-id":["10.1145\/1127908.1127942","10.1145\/1127908"],"URL":"https:\/\/doi.org\/10.1145\/1127908.1127942","relation":{},"subject":[],"published":{"date-parts":[[2006,4,30]]},"assertion":[{"value":"2006-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}