{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:40:36Z","timestamp":1767339636277,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,4,30]],"date-time":"2006-04-30T00:00:00Z","timestamp":1146355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,4,30]]},"DOI":"10.1145\/1127908.1127948","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"165-168","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Effects of process and environmental variations on timing characteristics of clocked registers"],"prefix":"10.1145","author":[{"given":"William R.","family":"Roberts","sequence":"first","affiliation":[{"name":"Illinois Institute of Technology, Chicago, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Velenis","sequence":"additional","affiliation":[{"name":"Illinois Institute of Technology, Chicago, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"I. S. Kourtev and E. G. Friedman Timing Optimization Through Clock Skew Scheduling Norwell Massachusetts: Kluwer Academic Publishers 2000. I. S. Kourtev and E. G. Friedman Timing Optimization Through Clock Skew Scheduling Norwell Massachusetts: Kluwer Academic Publishers 2000.","DOI":"10.1007\/978-1-4615-4411-1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.892624"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"S. Natarajan M. A. Breuer andS. K. Gupta \"Process variations and their impact on circuit operation \"Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems pp. 73--81 November 1998. S. Natarajan M. A. Breuer andS. K. Gupta \"Process variations and their impact on circuit operation \"Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems pp. 73--81 November 1998.","DOI":"10.1109\/DFTVS.1998.732153"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(00)00005-5"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"D. Velenis M. C. Papaefthymiou and E. G. Friedman \"Reduced delay uncertainty in high performance clock distribution networks \"Proceedings of the IEEE Design Automation and Test in Europe Conference pp. 68--73 March 2003. D. Velenis M. C. Papaefthymiou and E. G. Friedman \"Reduced delay uncertainty in high performance clock distribution networks \"Proceedings of the IEEE Design Automation and Test in Europe Conference pp. 68--73 March 2003.","DOI":"10.1109\/DATE.2003.1253589"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.333843"},{"volume-title":"Boston: Addison-Wesley","year":"2004","author":"Weste N. H.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"H. Partovi R. Burd U. Salim F. Weber L. DiGregorio and D. Draper \"Flow-through latch and edge-triggered flip-flop hybrid elements \"IEEE International Solid-State Circuits Conference pp. 138--139 Febuary 1996. H. Partovi R. Burd U. Salim F. Weber L. DiGregorio and D. Draper \"Flow-through latch and edge-triggered flip-flop hybrid elements \"IEEE International Solid-State Circuits Conference pp. 138--139 Febuary 1996.","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"A. V. Mezhiba and E. G. Friedman Power Distribution Networks in High Speed Integrated Circuits Norwell Massachusetts: Kluwer Academic Publishers 2004. A. V. Mezhiba and E. G. Friedman Power Distribution Networks in High Speed Integrated Circuits Norwell Massachusetts: Kluwer Academic Publishers 2004.","DOI":"10.1007\/978-1-4615-0399-6"},{"volume-title":"Tech. Rep.","year":"2004","author":"The S. I. A.","key":"e_1_3_2_1_12_1"}],"event":{"name":"GLSVLSI06: Great Lakes Symposium on VLSI 2006","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Philadelphia PA USA","acronym":"GLSVLSI06"},"container-title":["Proceedings of the 16th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127948","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127908.1127948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127948"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,30]]},"references-count":12,"alternative-id":["10.1145\/1127908.1127948","10.1145\/1127908"],"URL":"https:\/\/doi.org\/10.1145\/1127908.1127948","relation":{},"subject":[],"published":{"date-parts":[[2006,4,30]]},"assertion":[{"value":"2006-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}