{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:55Z","timestamp":1750307995271,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,4,30]],"date-time":"2006-04-30T00:00:00Z","timestamp":1146355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,4,30]]},"DOI":"10.1145\/1127908.1127960","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"217-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A design flow to optimize circuit delay by using standard cells and PLAs"],"prefix":"10.1145","author":[{"given":"Rajesh","family":"Garg","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanupriya","family":"Gulati","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikhil","family":"Jayakumar","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anshul","family":"Gupta","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,4,30]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/602902.602995"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"e_1_3_2_1_4_1","first-page":"167","volume-title":"Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis","author":"McGeer P.","year":"1993","unstructured":"P. McGeer , A. Saldanha , R. Brayton , and A. Sangiovanni-Vincentelli , Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis , pp. 167 -- 189 . Kluwer Academic Publishers , 1993 . P. McGeer, A. Saldanha, R. Brayton, and A. Sangiovanni-Vincentelli, Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis, pp. 167--189. Kluwer Academic Publishers, 1993."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123305"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122511"},{"key":"e_1_3_2_1_7_1","first-page":"415","volume-title":"Efficient techniques for timing correction,\" in ISCAS","author":"Berman C. L.","year":"1990","unstructured":"C. L. Berman , D. J. Hathaway , A. S. LaPaugh , and L. H. Trevillyan , \" Efficient techniques for timing correction,\" in ISCAS , pp. 415 -- 419 , 1990 . C. L. Berman, D. J. Hathaway, A. S. LaPaugh, and L. H. Trevillyan, \"Efficient techniques for timing correction,\" in ISCAS, pp. 415--419, 1990."},{"key":"e_1_3_2_1_8_1","first-page":"180","volume-title":"Conf. on Computer-Aided Design","author":"McGeer P.","year":"1991","unstructured":"P. McGeer , A. Saldanha , P. Stephan , R. K. Brayton , and A. Sangiovanni-Vincentelli , \" Timing Analysis and Delay-Fault Test Generation using Path Recursive Functions,\" in Proc. of the Intl . Conf. on Computer-Aided Design , pp. 180 -- 183 , Nov. 1991 . P. McGeer, A. Saldanha, P. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, \"Timing Analysis and Delay-Fault Test Generation using Path Recursive Functions,\" in Proc. of the Intl. Conf. on Computer-Aided Design, pp. 180--183, Nov. 1991."},{"key":"e_1_3_2_1_9_1","first-page":"17","volume-title":"Design methodology for a 1.0 ghz microprocessor,\" in Proceedings of the International Conference on Computer Design (ICCD)","author":"Posluszny S.","year":"1998","unstructured":"S. Posluszny , N. Aoki , D. Boerstler , J. Burns , S. Dhong , U. Ghoshal , P. Hofstee , D. LaPotin , K. Lee , D. Meltzer , H. Ngo , K. Nowka , J. Silberman , O. Takahashi , and I. Vo , \" Design methodology for a 1.0 ghz microprocessor,\" in Proceedings of the International Conference on Computer Design (ICCD) , pp. 17 -- 23 , Oct 1998 . S. Posluszny, N. Aoki, D. Boerstler, J. Burns, S. Dhong, U. Ghoshal, P. Hofstee, D. LaPotin, K. Lee, D. Meltzer, H. Ngo, K. Nowka, J. Silberman, O. Takahashi, and I. Vo, \"Design methodology for a 1.0 ghz microprocessor,\" in Proceedings of the International Conference on Computer Design (ICCD), pp. 17--23, Oct 1998."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/577427"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065767"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811454"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513970"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774652"},{"key":"e_1_3_2_1_17_1","volume-title":"Berkeley UCB\/ERL Memo M520","author":"Nagel L.","year":"1995","unstructured":"L. Nagel , \"Spice : A computer program to simulate computer circuits,\" in University of California , Berkeley UCB\/ERL Memo M520 , May 1995 . L. Nagel, \"Spice: A computer program to simulate computer circuits,\" in University of California, Berkeley UCB\/ERL Memo M520, May 1995."},{"key":"e_1_3_2_1_18_1","first-page":"201","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu , \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference , pp. 201 -- 204 , Jun 2000 . http:\/\/www-device.eecs.berkeley.edu\/~ptm. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference, pp. 201--204, Jun 2000. http:\/\/www-device.eecs.berkeley.edu\/~ptm.","journal-title":"of IEEE Custom Integrated Circuit Conference"},{"key":"e_1_3_2_1_19_1","unstructured":"Cadence Design Systems Inc. 555 River Oaks Parkway San Jose CA 95134 USA Envisia Silicon Ensemble Place-and-route Reference Nov 1999.  Cadence Design Systems Inc. 555 River Oaks Parkway San Jose CA 95134 USA Envisia Silicon Ensemble Place-and-route Reference Nov 1999."}],"event":{"name":"GLSVLSI06: Great Lakes Symposium on VLSI 2006","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Philadelphia PA USA","acronym":"GLSVLSI06"},"container-title":["Proceedings of the 16th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127960","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127908.1127960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127960"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,30]]},"references-count":16,"alternative-id":["10.1145\/1127908.1127960","10.1145\/1127908"],"URL":"https:\/\/doi.org\/10.1145\/1127908.1127960","relation":{},"subject":[],"published":{"date-parts":[[2006,4,30]]},"assertion":[{"value":"2006-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}