{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:55Z","timestamp":1750307995444,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,4,30]],"date-time":"2006-04-30T00:00:00Z","timestamp":1146355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,4,30]]},"DOI":"10.1145\/1127908.1127999","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"398-403","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Low-power cache organization through selective tag translation for embedded processors with virtual memory support"],"prefix":"10.1145","author":[{"given":"Xiangrong","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.683005"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"e_1_3_2_1_4_1","first-page":"51","volume-title":"HPCA","author":"Qiu X.","year":"2001","unstructured":"X. Qiu and M. Dubois , \" Towards virtually-addressed memory hierarchies \", in HPCA , pp. 51 -- 62 , January 2001 . X. Qiu and M. Dubois, \"Towards virtually-addressed memory hierarchies\", in HPCA, pp. 51--62, January 2001."},{"key":"e_1_3_2_1_5_1","first-page":"243","volume-title":"HPCA","author":"Kim J.","year":"1995","unstructured":"J. Kim , S. Min , S. Jeon , B. Ahn , D. Jeong and C. Kim , \" U-cache: a cost-effective solution to synonym problem \", in HPCA , pp. 243 -- 252 , January 1995 . J. Kim, S. Min, S. Jeon, B. Ahn, D. Jeong and C. Kim, \"U-cache: a cost-effective solution to synonym problem\", in HPCA, pp. 243--252, January 1995."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065589"},{"key":"e_1_3_2_1_7_1","first-page":"118","volume-title":"ICCD","author":"Lee J. H.","year":"2001","unstructured":"J. H. Lee , J. S. Lee , S. Jeong and S. Kim , \" A banked-promotion TLB for high performance and low power \", in ICCD , pp. 118 -- 123 , September 2001 . J. H. Lee, J. S. Lee, S. Jeong and S. Kim, \"A banked-promotion TLB for high performance and low power\", in ICCD, pp. 118--123, September 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1068504.1068747"},{"key":"e_1_3_2_1_9_1","volume-title":"Technical report","author":"Reinman G.","year":"1999","unstructured":"G. Reinman and N. Jouppi , \" An Integrated Cache Timing and Power Model \", Technical report , Western Research Lab , 1999 . G. Reinman and N. Jouppi, \"An Integrated Cache Timing and Power Model\", Technical report, Western Research Lab, 1999."},{"key":"e_1_3_2_1_10_1","first-page":"330","volume-title":"Proceedings of the 30th International Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak and W. H. Mangione-Smith , \" MediaBench: A Tool for evaluating~and synthesizing multimedia and communications systems \", in Proceedings of the 30th International Symposium on Microarchitecture , pp. 330 -- 335 , December 1997 . C. Lee, M. Potkonjak and W. H. Mangione-Smith, \"MediaBench: A Tool for evaluating~and synthesizing multimedia and communications systems\", in Proceedings of the 30th International Symposium on Microarchitecture, pp. 330--335, December 1997."}],"event":{"name":"GLSVLSI06: Great Lakes Symposium on VLSI 2006","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Philadelphia PA USA","acronym":"GLSVLSI06"},"container-title":["Proceedings of the 16th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127999","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1127908.1127999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1127908.1127999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4,30]]},"references-count":10,"alternative-id":["10.1145\/1127908.1127999","10.1145\/1127908"],"URL":"https:\/\/doi.org\/10.1145\/1127908.1127999","relation":{},"subject":[],"published":{"date-parts":[[2006,4,30]]},"assertion":[{"value":"2006-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}