{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:56:47Z","timestamp":1771703807195,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T00:00:00Z","timestamp":1146614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,5,3]]},"DOI":"10.1145\/1128022.1128027","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"9-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":181,"title":["The potential of the cell processor for scientific computing"],"prefix":"10.1145","author":[{"given":"Samuel","family":"Williams","sequence":"first","affiliation":[{"name":"Lawrence Berkeley National Laboratory, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Shalf","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonid","family":"Oliker","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoaib","family":"Kamil","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parry","family":"Husbands","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katherine","family":"Yelick","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,5,3]]},"reference":[{"key":"e_1_3_2_1_2_1","unstructured":"Cactus homepage. http:\/\/www.cactuscode.org.  Cactus homepage. http:\/\/www.cactuscode.org."},{"key":"e_1_3_2_1_4_1","unstructured":"Cell broadband engine architecture and its first implementation. http:\/\/www-128.ibm.com\/developerworks\/power\/library\/pa-cellperf\/.  Cell broadband engine architecture and its first implementation. http:\/\/www-128.ibm.com\/developerworks\/power\/library\/pa-cellperf\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Chombo homepage. http:\/\/seesar.lbl.gov\/anag\/chombo.  Chombo homepage. http:\/\/seesar.lbl.gov\/anag\/chombo."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11428831_13"},{"key":"e_1_3_2_1_7_1","unstructured":"FFTW speed tests. http:\/\/www.fftw.org.  FFTW speed tests. http:\/\/www.fftw.org."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996634"},{"key":"e_1_3_2_1_10_1","unstructured":"Ibm cell specifications. http:\/\/www.research.ibm.com\/cell\/home.html.  Ibm cell specifications. http:\/\/www.research.ibm.com\/cell\/home.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342004041296"},{"key":"e_1_3_2_1_12_1","unstructured":"The Berkeley Intelligent RAM (IRAM) Project. http:\/\/iram.cs.berkeley.edu.  The Berkeley Intelligent RAM (IRAM) Project. http:\/\/iram.cs.berkeley.edu."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582077"},{"issue":"4","key":"e_1_3_2_1_14_1","article-title":"Introduction to the cell multiprocessor","volume":"49","author":"Kahle J.","year":"2005","unstructured":"J. Kahle , M. Day , H. Hofstee , Introduction to the cell multiprocessor . IBM Journal of R&D , 49 ( 4 ), 2005 . J. Kahle, M. Day, H. Hofstee, et al. Introduction to the cell multiprocessor. IBM Journal of R&D, 49(4), 2005.","journal-title":"IBM Journal of R&D"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111583.1111589"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"e_1_3_2_1_17_1","volume-title":"HP Laboratories","author":"Keltcher P.","year":"2000","unstructured":"P. Keltcher , S. Richardson , S. Siu , An equal area comparison of embedded dram and sram memory architectures for a chip multiprocessor. Technical report , HP Laboratories , April 2000 . P. Keltcher, S. Richardson, S. Siu, et al. An equal area comparison of embedded dram and sram memory architectures for a chip multiprocessor. Technical report, HP Laboratories, April 2000."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPC.2000.846577"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848471"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1034774.1034777"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.45"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.809374"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/11403937_5"},{"key":"e_1_3_2_1_25_1","unstructured":"Ornl cray x1 evaluation. http:\/\/www.csm.ornl.gov\/~dunigan\/cray.  Ornl cray x1 evaluation. http:\/\/www.csm.ornl.gov\/~dunigan\/cray."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/850943.853050"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"e_1_3_2_1_28_1","unstructured":"Sony press release. http:\/\/www.scei.co.jp\/corporate\/release\/pdf\/050517e.pdf.  Sony press release. http:\/\/www.scei.co.jp\/corporate\/release\/pdf\/050517e.pdf."},{"key":"e_1_3_2_1_29_1","volume-title":"A microprocessor with a 128-bit cpu, ten floating point macs, four floating-point dividers, and an mpeg-2 decoder","author":"Suzuoki M.","year":"1999","unstructured":"M. Suzuoki A microprocessor with a 128-bit cpu, ten floating point macs, four floating-point dividers, and an mpeg-2 decoder . IEEE Solid State Circuits , 34(1), November 1999 . M. Suzuoki et al. A microprocessor with a 128-bit cpu, ten floating point macs, four floating-point dividers, and an mpeg-2 decoder. IEEE Solid State Circuits, 34(1), November 1999."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/876877.879154"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849346"}],"event":{"name":"CF06: Computing Frontiers Conference","location":"Ischia Italy","acronym":"CF06","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 3rd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1128022.1128027","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1128022.1128027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1128022.1128027"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,5,3]]},"references-count":29,"alternative-id":["10.1145\/1128022.1128027","10.1145\/1128022"],"URL":"https:\/\/doi.org\/10.1145\/1128022.1128027","relation":{},"subject":[],"published":{"date-parts":[[2006,5,3]]},"assertion":[{"value":"2006-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}