{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:55Z","timestamp":1750307995687,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T00:00:00Z","timestamp":1146614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,5,3]]},"DOI":"10.1145\/1128022.1128036","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"83-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Tile size selection for low-power tile-based architectures"],"prefix":"10.1145","author":[{"given":"John","family":"Oliver","sequence":"first","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravishankar","family":"Rao","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Brown","sequence":"additional","affiliation":[{"name":"Cal Poly State University, San Luis Obispo, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jennifer","family":"Mankin","sequence":"additional","affiliation":[{"name":"Cal Poly State University, San Luis Obispo, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Franklin","sequence":"additional","affiliation":[{"name":"Cal Poly State University, San Luis Obispo, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic T.","family":"Chong","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Akella","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ACM SIGARCH\/IEEE","author":"Oliver J.","year":"2004","unstructured":"J. Oliver , R. Rao , P. Sultatna , J. Crandall , E. Czernikowski , L. W. Jones , D. Franklin , V. Akella , and F. T. Chong , Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor,\" in 31th Annual International Symposium on Computer Architecture (31th ISCA-2004) Computer Architecture News , ACM SIGARCH\/IEEE , June 2004 . J. Oliver, R. Rao, P. Sultatna, J. Crandall, E. Czernikowski, L. W. Jones, D. Franklin, V. Akella, and F. T. Chong, Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor,\" in 31th Annual International Symposium on Computer Architecture (31th ISCA-2004) Computer Architecture News, ACM SIGARCH\/IEEE, June 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_3_2_1_5_1","first-page":"2","volume-title":"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams.,\" in ISCA","author":"Taylor M. B.","year":"2004","unstructured":"M. B. Taylor , W. Lee , J. Miller , D. Wentzla , I. Bratt , B. Greenwald , H. Hoffmann , P. Johnson , J. Kim , J. Psota , A. Saraf , N. Shnidman , V. Strumpen , M. Frank , S. P. Amarasinghe , and A. Agarwal , Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams.,\" in ISCA , pp. 2 -- 13 , 2004 . M. B. Taylor, W. Lee, J. Miller, D. Wentzla, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. P. Amarasinghe, and A. Agarwal, Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams.,\" in ISCA, pp. 2--13, 2004."},{"key":"e_1_3_2_1_6_1","volume-title":"July","author":"Kolagotla R.","year":"2002","unstructured":"R. Kolagotla , J. Fridman , B. Aldrich , M. Hoffman , W. Anderson , M. Allen , D. Witt , R. Dunton , and L. Booth , High Performance Dual-MAC DSP Architecture,\" IEEE Signal Processing Magazine , July 2002 . R. Kolagotla, J. Fridman, B. Aldrich, M. Hoffman, W. Anderson, M. Allen, D. Witt, R. Dunton, and L. Booth, High Performance Dual-MAC DSP Architecture,\" IEEE Signal Processing Magazine, July 2002."},{"key":"e_1_3_2_1_8_1","first-page":"24","volume-title":"Datapath design for a vliw video signal processor.,\" in HPCA","author":"Wolfe A.","unstructured":"A. Wolfe , J. Fritts , S. Dutta , and E. S. T. Fernandes , Datapath design for a vliw video signal processor.,\" in HPCA , pp. 24 -, 1997. A. Wolfe, J. Fritts, S. Dutta, and E. S. T. Fernandes, Datapath design for a vliw video signal processor.,\" in HPCA, pp. 24-, 1997."},{"key":"e_1_3_2_1_9_1","volume-title":"France)","author":"Rixner S.","year":"2000","unstructured":"S. Rixner , W. Dally , B. Khailany , P. Mattson , U. Kapasi , and J. Owens , Register Organization for Media Processing,\" in International Symposium on High Performance Computer Architecture (HPCA), (Toulouse , France) , January 2000 . S. Rixner, W. Dally, B. Khailany, P. Mattson, U. Kapasi, and J. Owens, Register Organization for Media Processing,\" in International Symposium on High Performance Computer Architecture (HPCA), (Toulouse, France), January 2000."},{"key":"e_1_3_2_1_10_1","first-page":"5","volume-title":"130nm logic technology featuring 60nm transistors, low-k dielectrics, and cu interconnects,\" Intel Technology Journal","author":"Thompson S.","year":"2002","unstructured":"S. Thompson , M. Alavi , M. Hussein , P. Jacob , C. Kenyon , P. Moon , M. Prince , S. Sivakumar , S. Tyagi , and M. Bohr , 130nm logic technology featuring 60nm transistors, low-k dielectrics, and cu interconnects,\" Intel Technology Journal , vol. 6 , pp. 5 -- 13 , May 2002 . S. Thompson, M. Alavi, M. Hussein, P. Jacob, C. Kenyon, P. Moon, M. Prince, S. Sivakumar, S. Tyagi, and M. Bohr, 130nm logic technology featuring 60nm transistors, low-k dielectrics, and cu interconnects,\" Intel Technology Journal, vol. 6, pp. 5--13, May 2002."},{"key":"e_1_3_2_1_11_1","unstructured":"ADSP-2191 Processor Data Sheet.\" 2002.  ADSP-2191 Processor Data Sheet.\" 2002."},{"key":"e_1_3_2_1_12_1","unstructured":"TMS320C28x Processor Manual.\" July 2001.  TMS320C28x Processor Manual.\" July 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"July","author":"Kumura M. Y. T.","year":"2002","unstructured":"M. Y. T. Kumura , M. Ikekawa and I. Kuroda , VLIW DSP for Mobile Applications,\" IEEE Signal Processing Magazine , July 2002 . M. Y. T. Kumura, M. Ikekawa and I. Kuroda, VLIW DSP for Mobile Applications,\" IEEE Signal Processing Magazine, July 2002."},{"key":"e_1_3_2_1_14_1","volume-title":"SH-Mobile3: Application Processor for 3G Cellular Phones on a Low-Power SoC Design Platform,\" Hot Chips","author":"Mizuno H.","year":"2004","unstructured":"H. Mizuno , N. Irie , K. Uchiyama , Y. Yanagisawa , S. Yoshioka , I. Kawasaki , and T. Hattori , SH-Mobile3: Application Processor for 3G Cellular Phones on a Low-Power SoC Design Platform,\" Hot Chips 16, August 2004 . H. Mizuno, N. Irie, K. Uchiyama, Y. Yanagisawa, S. Yoshioka, I. Kawasaki, and T. Hattori, SH-Mobile3: Application Processor for 3G Cellular Phones on a Low-Power SoC Design Platform,\" Hot Chips 16, August 2004."},{"key":"e_1_3_2_1_15_1","volume-title":"A Fast Powertrain Microcontroller","author":"Norden E.","year":"2004","unstructured":"E. Norden , P. Leteinturier , J. Barrenscheen , K. Scheibert , and F. Hellwig , A Fast Powertrain Microcontroller ,\" August 2004 . E. Norden, P. Leteinturier, J. Barrenscheen, K. Scheibert, and F. Hellwig, A Fast Powertrain Microcontroller,\" August 2004."},{"key":"e_1_3_2_1_16_1","unstructured":"TS-101 Data Sheet.\" August 2002.  TS-101 Data Sheet.\" August 2002."},{"key":"e_1_3_2_1_17_1","unstructured":"Transmeta Crusoe TM5700\/5900 Processors.\" 2003.  Transmeta Crusoe TM5700\/5900 Processors.\" 2003."},{"key":"e_1_3_2_1_18_1","unstructured":"Transmeta Crusoe TM8300\/8600 Processors.\" 2004.  Transmeta Crusoe TM8300\/8600 Processors.\" 2004."},{"key":"e_1_3_2_1_19_1","unstructured":"TMS320C62x Processor Manual.\" July 2001.  TMS320C62x Processor Manual.\" July 2001."},{"key":"e_1_3_2_1_20_1","volume-title":"A 600MHz VLIW DSP,\"","author":"S.","year":"2002","unstructured":"S. A. et. al ., A 600MHz VLIW DSP,\" February 2002 . S. A. et. al., A 600MHz VLIW DSP,\" February 2002."},{"key":"e_1_3_2_1_21_1","unstructured":"TMS320DM642 Data Sheet.\" 2005.  TMS320DM642 Data Sheet.\" 2005."},{"key":"e_1_3_2_1_22_1","unstructured":"U. SMART Interconnect Group Flexsim 1.2 it level simulator.\" http:\/\/ceng.usc.edu\/smart\/tools.html.  U. SMART Interconnect Group Flexsim 1.2 it level simulator.\" http:\/\/ceng.usc.edu\/smart\/tools.html."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"e_1_3_2_1_24_1","volume-title":"June","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , and M. Horowitz , Efficient on-chip global interconnects,\" in IEEE Symposium on VLSI Circuits , June 2003 . Stanford Univeristy . R. Ho, K. Mai, and M. Horowitz, Efficient on-chip global interconnects,\" in IEEE Symposium on VLSI Circuits, June 2003. Stanford Univeristy."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_3_2_1_26_1","volume-title":"The chaco user's guide, version 2.0, technical report sand94-2692","author":"Hendrickson B.","year":"1994","unstructured":"B. Hendrickson and R. Leland , The chaco user's guide, version 2.0, technical report sand94-2692 ,\" 1994 . http:\/\/www.ti.com\/corp\/docs\/press\/backgrounder\/omap.shtml. B. Hendrickson and R. Leland, The chaco user's guide, version 2.0, technical report sand94-2692,\" 1994. http:\/\/www.ti.com\/corp\/docs\/press\/backgrounder\/omap.shtml."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006736"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013318"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505313"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044824"},{"key":"e_1_3_2_1_31_1","first-page":"324","volume-title":"Custom-fit processors: letting applications define architectures,\" in MICRO 29: Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture","author":"Fisher J. A.","year":"1996","unstructured":"J. A. Fisher , P. Faraboschi , and G. Desoli , Custom-fit processors: letting applications define architectures,\" in MICRO 29: Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture , pp. 324 -- 335 , IEEE Computer Society , 1996 . J. A. Fisher, P. Faraboschi, and G. Desoli, Custom-fit processors: letting applications define architectures,\" in MICRO 29: Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture, pp. 324--335, IEEE Computer Society, 1996."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077692"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"M. Taylor J. Kim J. Miller D. Wentzla F. Ghodrat B. Greenwald H. Ho m Lee P. Johnson W. Lee A. Ma A. Saraf M. Seneski N. Shnidman V. Frank S. Amarasinghe and A. Agarwal The raw microprocessor: A computational fabric for software circuits and general purpose programs \" 2002.  M. Taylor J. Kim J. Miller D. Wentzla F. Ghodrat B. Greenwald H. Ho m Lee P. Johnson W. Lee A. Ma A. Saraf M. Seneski N. Shnidman V. Frank S. Amarasinghe and A. Agarwal The raw microprocessor: A computational fabric for software circuits and general purpose programs \" 2002.","DOI":"10.1109\/MM.2002.997877"}],"event":{"name":"CF06: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF06"},"container-title":["Proceedings of the 3rd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1128022.1128036","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1128022.1128036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:20Z","timestamp":1750259180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1128022.1128036"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,5,3]]},"references-count":32,"alternative-id":["10.1145\/1128022.1128036","10.1145\/1128022"],"URL":"https:\/\/doi.org\/10.1145\/1128022.1128036","relation":{},"subject":[],"published":{"date-parts":[[2006,5,3]]},"assertion":[{"value":"2006-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}