{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:52Z","timestamp":1750307992015,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T00:00:00Z","timestamp":1146614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,5,3]]},"DOI":"10.1145\/1128022.1128070","type":"proceedings-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T21:40:43Z","timestamp":1147124443000},"page":"361-372","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Evaluation of the field-programmable cache"],"prefix":"10.1145","author":[{"given":"Domingo","family":"Benitez","sequence":"first","affiliation":[{"name":"University of Las Palmas G.C., Las Palmas, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan C.","family":"Moure","sequence":"additional","affiliation":[{"name":"Universidad Autonoma de Barcelona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dolores I.","family":"Rexachs","sequence":"additional","affiliation":[{"name":"Universidad Autonoma de Barcelona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilio","family":"Luque","sequence":"additional","affiliation":[{"name":"Universidad Autonoma de Barcelona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.295115"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234523"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11602569_39"},{"key":"e_1_3_2_1_4_1","volume-title":"The microarchitecture of the intel pentium 4 processor on 90nm technology. Intel Technology Journal http:\/\/developer.intel.com\/technology\/itj,February","author":"Boggs D.","year":"2004","unstructured":"D. Boggs , A. Baktha , J. Hawkins , D. Marr , J. Miller , P. Roussel , R. Singhal , B. Toll , and K. Venkatraman . The microarchitecture of the intel pentium 4 processor on 90nm technology. Intel Technology Journal http:\/\/developer.intel.com\/technology\/itj,February 2004 .]] D. Boggs, A. Baktha, J. Hawkins, D. Marr, J. Miller, P. Roussel, R. Singhal, B. Toll, and K. Venkatraman. The microarchitecture of the intel pentium 4 processor on 90nm technology. Intel Technology Journal http:\/\/developer.intel.com\/technology\/itj,February 2004.]]"},{"key":"e_1_3_2_1_6_1","first-page":"233","volume-title":"ISCA'02: Proc. of the 29th Intl. Symposium on Computer Architecture","author":"Smith A. S.","year":"2002","unstructured":"A. S. Dhodapkarand J. E. Smith . Managing multi-configuration hardware via dynamic working set analysis . In ISCA'02: Proc. of the 29th Intl. Symposium on Computer Architecture pages 233 -- 244 . IEEE Computer Society , 2002 .]] A. S. Dhodapkarand J. E. Smith. Managing multi-configuration hardware via dynamic working set analysis. In ISCA'02: Proc. of the 29th Intl. Symposium on Computer Architecture pages 233--244. IEEE Computer Society, 2002.]]"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956539"},{"key":"e_1_3_2_1_8_1","volume-title":"Pattern Classification Wiley Interscience","author":"Duda R.","year":"2000","unstructured":"R. Duda , P. Hart , and D. Stork . Pattern Classification Wiley Interscience , 2 nd edition, 2000 .]] R. Duda, P. Hart, and D. Stork. Pattern Classification Wiley Interscience, 2nd edition, 2000.]]","edition":"2"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1025996"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545239"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859637"},{"volume-title":"User Manual Intel","year":"2003","key":"e_1_3_2_1_12_1","unstructured":"Intel. Intel XScale Microarchitecture for the PXA255 Processor . User Manual Intel , 2003 .]] Intel. Intel XScale Microarchitecture for the PXA255 Processor. User Manual Intel, 2003.]]"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/34.206958"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859621"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876477"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.739900"},{"key":"e_1_3_2_1_23_1","first-page":"151","volume-title":"HPCA'02: Proc. of the 8th Intl. Symposium on High-Performance Computer Architecture","author":"Yang S. H.","unstructured":"S. H. Yang , B. Falsa ., M. D. Powell , and T. N. Vijaykumar . Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay . In HPCA'02: Proc. of the 8th Intl. Symposium on High-Performance Computer Architecture page 151 . IEEE Computer Society, 2002.]] S. H. Yang, B. Falsa ., M. D. Powell, andT. N. Vijaykumar. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In HPCA'02: Proc. of the 8th Intl. Symposium on High-Performance Computer Architecture page 151. IEEE Computer Society, 2002.]]"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339687"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"event":{"name":"CF06: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF06"},"container-title":["Proceedings of the 3rd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1128022.1128070","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1128022.1128070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:16Z","timestamp":1750259176000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1128022.1128070"}},"subtitle":["performance and energy consumption"],"short-title":[],"issued":{"date-parts":[[2006,5,3]]},"references-count":23,"alternative-id":["10.1145\/1128022.1128070","10.1145\/1128022"],"URL":"https:\/\/doi.org\/10.1145\/1128022.1128070","relation":{},"subject":[],"published":{"date-parts":[[2006,5,3]]},"assertion":[{"value":"2006-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}